System V Application Binary Interface
AMD64 Architecture Processor Supplement
Draft Version 0.95

Edited by
Jan Hubička\(^1\), Andreas Jaeger\(^2\), Mark Mitchell\(^3\)

January 24, 2005

\(^1\)jh@suse.cz
\(^2\)aj@suse.de
\(^3\)mark@codesourcery.com
## Contents

1 Introduction .................................. 8
   1.1 Differences from the Intel386 ABI ....... 8

2 Software Installation .......................... 10

3 Low Level System Information ................. 11
   3.1 Machine Interface .......................... 11
      3.1.1 Processor Architecture ............... 11
      3.1.2 Data Representation ................... 11
   3.2 Function Calling Sequence .................. 14
      3.2.1 Registers and the Stack Frame ....... 14
      3.2.2 The Stack Frame ...................... 15
      3.2.3 Parameter Passing .................... 16
   3.3 Operating System Interface ................. 23
      3.3.1 Exception Interface .................... 23
      3.3.2 Virtual Address Space ................ 23
      3.3.3 Page Size ................................ 23
      3.3.4 Virtual Address Assignments ......... 23
   3.4 Process Initialization ....................... 26
      3.4.1 Initial Stack and Register State .... 26
      3.4.2 Auxiliary Vector ....................... 29
   3.5 Coding Examples ............................ 31
      3.5.1 Architectural Constraints .............. 32
      3.5.2 Conventions ............................ 34
      3.5.3 Position-Independent Function Prologue 35
      3.5.4 Data Objects ........................... 35
      3.5.5 Function Calls ......................... 44
      3.5.6 Branching ............................... 46
### 3.5.7 Variable Argument Lists ................................................. 49
### 3.6 DWARF Definition ......................................................... 54
### 3.6.1 DWARF Release Number ................................................ 54
### 3.6.2 DWARF Register Number Mapping ..................................... 54
### 3.7 Stack Unwind Algorithm ................................................... 54

### 4 Object Files ................................................................. 58
#### 4.1 ELF Header ............................................................... 58
##### 4.1.1 Machine Information ................................................ 58
#### 4.2 Sections ................................................................. 59
##### 4.2.1 Section Flags ........................................................ 59
##### 4.2.2 Section types ......................................................... 59
##### 4.2.3 Special sections ....................................................... 60
##### 4.2.4 EH_FRAME sections .................................................. 61
#### 4.3 Symbol Table ............................................................. 65
#### 4.4 Relocation ............................................................... 65
##### 4.4.1 Relocation Types ...................................................... 65
##### 4.4.2 Large Models ........................................................ 69

### 5 Program Loading and Dynamic Linking .................................... 71
#### 5.1 Program Loading .......................................................... 71
##### 5.1.1 Program header ....................................................... 72
#### 5.2 Dynamic Linking .......................................................... 72
##### 5.2.1 Program Interpreter .................................................. 78
##### 5.2.2 Initialization and Termination Functions ............................ 78

### 6 Libraries ................................................................. 79
#### 6.1 C Library ................................................................. 79
##### 6.1.1 Global Data Symbols ................................................ 79
##### 6.1.2 Floating Point Environment Functions .............................. 79
#### 6.2 Unwind Library Interface .................................................. 80
##### 6.2.1 Exception Handler Framework ...................................... 81
##### 6.2.2 Data Structures ....................................................... 83
##### 6.2.3 Throwing an Exception ............................................... 85
##### 6.2.4 Exception Object Management ..................................... 88
##### 6.2.5 Context Management .................................................. 88
##### 6.2.6 Personality Routine .................................................. 91
#### 6.3 Unwinding Through Assembler Code ..................................... 95

AMDb4 ABI Draft 0.95 – January 24, 2005 – 12:10
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Development Environment</td>
<td>98</td>
</tr>
<tr>
<td>8</td>
<td>Execution Environment</td>
<td>99</td>
</tr>
<tr>
<td>9</td>
<td>Conventions</td>
<td>100</td>
</tr>
<tr>
<td>9.1</td>
<td>GOT pointer and IP relative addressing</td>
<td>100</td>
</tr>
<tr>
<td>9.2</td>
<td>C++</td>
<td>100</td>
</tr>
<tr>
<td>9.3</td>
<td>Fortran</td>
<td>101</td>
</tr>
<tr>
<td>9.3.1</td>
<td>Representation of Fortran Types</td>
<td>101</td>
</tr>
<tr>
<td>9.3.2</td>
<td>Argument Passing</td>
<td>102</td>
</tr>
<tr>
<td>A</td>
<td>Linux Conventions</td>
<td>104</td>
</tr>
<tr>
<td>A.1</td>
<td>Execution of 32-bit Programs</td>
<td>104</td>
</tr>
<tr>
<td>A.2</td>
<td>AMD64 Linux Kernel Conventions</td>
<td>104</td>
</tr>
<tr>
<td>A.2.1</td>
<td>Calling Conventions</td>
<td>104</td>
</tr>
<tr>
<td>A.2.2</td>
<td>Stack Layout</td>
<td>105</td>
</tr>
<tr>
<td>A.2.3</td>
<td>Required Processor Features</td>
<td>105</td>
</tr>
<tr>
<td>A.2.4</td>
<td>Miscellaneous Remarks</td>
<td>105</td>
</tr>
</tbody>
</table>
List of Tables

3.1 Hardware Exceptions and Signals ................. 24
3.2 Floating-Point Exceptions ..................... 24
3.3 x87 Floating-Point Control Word .............. 26
3.4 MXCSR Status Bits ......................... 27
3.5 rFLAGS Bits .................................. 27
4.1 AMD64 Identification ............................ 58
4.2 AMD64 specific section header flag, sh_flags .... 59
4.3 Section header types ............................ 59
4.4 Special sections ................................. 60
4.5 Additional special sections for the large code model . 60
4.6 Common Information Entry (CIE) .................. 62
4.7 CIE augmentation section content .............. 63
4.8 Frame Descriptor Entry (FDE) .................. 64
4.9 FDE augmentation section content .............. 65
4.10 Relocation Types ................................ 68
5.1 Program header types ............................ 72
7.1 Predefined pre-processor symbols ............... 98
# List of Figures

3.1 Scalar Types ................................................................................. 12  
3.2 Bit-Field Ranges ......................................................................... 14  
3.3 Stack Frame with Base Pointer ..................................................... 15  
3.4 Register Usage ............................................................................ 20  
3.5 Parameter Passing Example ........................................................ 22  
3.6 Register Allocation Example ....................................................... 22  
3.7 Virtual Address Configuration .................................................... 25  
3.8 Conventional Segment Arrangements .......................................... 26  
3.9 Initial Process Stack .................................................................... 28  
3.10 auxv_t Type Definition .............................................................. 29  
3.11 Auxiliary Vector Types ................................................................. 30  
3.12 Position-independent function prolog code .............................. 35  
3.13 Absolute Load and Store (Small Model) ................................. 37  
3.14 Position-Independent Load and Store (Small PIC Model) ........ 38  
3.15 Absolute Load and Store (Medium Model) .............................. 39  
3.16 Position-Independent Load and Store (Medium PIC Model) .... 40  
3.17 Position-Independent Load and Store (Medium PIC Model), con-  

- tinued ........................................................................................................ 41  
3.18 Absolute global data load and store .......................................... 42  
3.19 Faster absolute global data load and store ............................... 42  
3.20 Position-independent global data load and store ..................... 43  
3.21 Faster position-independent global data load and store .......... 43  
3.22 Position-Independent Direct Function Call (Small and Medium  

- Model) ................................................................................................. 44  
3.23 Position-Independent Indirect Function Call ......................... 44  
3.24 Absolute direct and indirect function call ............................... 45  
3.25 Position-independent direct and indirect function call .......... 45  
3.27 Implicit calculation of target address ....................................... 47
Revision History

0.95 Include description of the medium PIC memory model (thanks to Jan Hu-bička) and large model (thanks to Evandro Menezes).

0.94 Add sections in Development Environment, Program Loading, a description of EH_FRAME sections and general cleanups to make text in this ABI self-contained. Thanks to Michael Walker and Terrence Miller.

0.93 Add sections about program headers, new section types and special sections for unwinding information. Thanks to Michael Walker.

0.92 Fix some typos (thanks to Bryan Ford), add section about stack layout in the Linux kernel. Fix example in figure 3.5 (thanks to Tom Horsley). Add section on unwinding through assembler (written by Michal Ludvig). Remove
mmxext feature (thanks to Evandro Menezes). Add section on Fortran (by Steven Bosscher) and stack unwinding (by Jan Hubička).

0.91 Clarify that x87 is default mode, not MMX (by Hans Peter Anvin).

0.90 Change DWARF register numbers again; mention that __m128 needs alignment; fix typo in figure 3.3; add some comments on kernel expectations; mention TLS extensions; add example for passing of variable-argument lists; change semantics of %rax in variable-argument lists; improve formatting; mention that X87 class is not used for passing; make /lib64 a Linux specific section; rename x86-64 to AMD64; describe passing of complex types. Special thanks to Andi Kleen, Michal Ludvig, Michael Matz, David O’Brien and Eric Young for their comments.

0.21 Define __int128 as class INTEGER in register passing. Mention that %al is used for variadic argument lists. Fix some textual problems. Thanks to H. Peter Anvin, Bo Thorsen, and Michael Matz.

0.20 — 2002-07-11 Change DWARF register number values of %rbx, %rsi, %rsi (thanks to Michal Ludvig). Fix footnotes for fundamental types (thanks to H. Peter Anvin). Specify size_t (thanks to Bo Thorsen and Andreas Schwab). Add new section on floating point environment functions.

0.19 — 2002-03-27 Set name of Linux dynamic linker, mention %fs. Incorporate changes from H. Peter Anvin <hpa@zytor.com> for booleans and define handling of sub-64-bit integer types in registers.
Chapter 1

Introduction

The AMD64 architecture is an extension of the x86 architecture. Any processor implementing the AMD64 architecture specification will also provide compatibility modes for previous descendants of the Intel 8086 architecture, including 32-bit processors such as the Intel 386, Intel Pentium, and AMD K6-2 processor. Operating systems conforming to the AMD64 ABI may provide support for executing programs that are designed to execute in these compatibility modes. The AMD64 ABI does not apply to such programs; this document applies only programs running in the “long” mode provided by the AMD64 architecture.

Except where otherwise noted, the AMD64 architecture ABI follows the conventions described in the Intel386 ABI. Rather than replicate the entire contents of the Intel386 ABI, the AMD64 ABI indicates only those places where changes have been made to the Intel386 ABI.

No attempt has been made to specify an ABI for languages other than C. However, it is assumed that many programming languages will wish to link with code written in C, so that the ABI specifications documented here are relevant.

1.1 Differences from the Intel386 ABI

The most fundamental differences from the Intel386 ABI document are as follows:

1. AMD64 has been previously called x86-64. The latter name is used in a number of places out of historical reasons instead of AMD64.
2. The architecture specification is available on the web at http://www.x86-64.org/documentation.
3. See section 9.2 for details on C++ ABI.
• Sizes of fundamental data types.
• Parameter-passing conventions.
• Floating-point computations.
• Removal of the GOT register.
• Use of RELA relocations.
Chapter 2

Software Installation

No changes required.
Chapter 3

Low Level System Information

3.1 Machine Interface

3.1.1 Processor Architecture

3.1.2 Data Representation

Within this specification, the term byte refers to a 8-bit object, the term twobyte refers to a 16-bit object, the term fourbyte refers to a 32-bit object, the term eightbyte refers to a 64-bit object, and the term sixteenbyte refers to a 128-bit object[1].

Fundamental Types

Figure 3.1 shows the correspondence between ISO C’s scalar types and the processor’s. The __int128, __float128, __m64 and __m128 types are optional.

The __float128 type uses a 15-bit exponent, a 113-bit mantissa (the high order significant bit is implicit) and an exponent bias of 16383[2].

The long double type uses a 15 bit exponent, a 64-bit mantissa with an explicit high order significant bit and an exponent bias of 16383[3]. Although a long

[1] The Intel386 ABI uses the term halfword for a 16-bit object, the term word for a 32-bit object, the term doubleword for a 64-bit object. But most IA-32 processor specific documentation define a word as a 16-bit object, a doubleword as a 32-bit object, a quadword as a 64-bit object and a double quadword as a 128-bit object.

[2] Initial implementations of the AMD64 architecture are expected to support operations on the __float128 type only via software emulation.

[3] This type is the x87 double extended precision data type.
## Figure 3.1: Scalar Types

<table>
<thead>
<tr>
<th>Type</th>
<th>C</th>
<th>sizeof (bytes)</th>
<th>Alignment (bytes)</th>
<th>AMD64 Architecture</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool†</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>boolean</td>
</tr>
<tr>
<td>char</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>signed byte</td>
</tr>
<tr>
<td>signed char</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>char</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>signed byte</td>
</tr>
<tr>
<td>unsigned char</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>unsigned byte</td>
</tr>
<tr>
<td>short</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>signed twobyte</td>
</tr>
<tr>
<td>signed short</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>unsigned short</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>unsigned twobyte</td>
</tr>
<tr>
<td>int</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>signed fourbyte</td>
</tr>
<tr>
<td>signed int</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>enum</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>unsigned int</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>unsigned fourbyte</td>
</tr>
<tr>
<td>long</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>signed eightbyte</td>
</tr>
<tr>
<td>signed long</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>unsigned long</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>unsigned eightbyte</td>
</tr>
<tr>
<td>signed long</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>long long</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>signed long long</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>signed eightbyte</td>
</tr>
<tr>
<td>unsigned long long</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>unsigned eightbyte</td>
</tr>
<tr>
<td>__int128††</td>
<td>16</td>
<td>16</td>
<td>16</td>
<td>signed sixteenbyte</td>
</tr>
<tr>
<td>signed __int128††</td>
<td>16</td>
<td>16</td>
<td>16</td>
<td>signed sixteenbyte</td>
</tr>
<tr>
<td>unsigned __int128††</td>
<td>16</td>
<td>16</td>
<td>16</td>
<td>unsigned sixteenbyte</td>
</tr>
<tr>
<td>Pointer</td>
<td>any-type *</td>
<td>8</td>
<td>8</td>
<td>unsigned eightbyte</td>
</tr>
<tr>
<td></td>
<td>any-type (*)()</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Floating-point</td>
<td>float</td>
<td>4</td>
<td>4</td>
<td>single (IEEE)</td>
</tr>
<tr>
<td></td>
<td>double</td>
<td>8</td>
<td>8</td>
<td>double (IEEE)</td>
</tr>
<tr>
<td></td>
<td>long double</td>
<td>16</td>
<td>16</td>
<td>80-bit extended (IEEE)</td>
</tr>
<tr>
<td></td>
<td>__float128††</td>
<td>16</td>
<td>16</td>
<td>128-bit extended (IEEE)</td>
</tr>
<tr>
<td>Packed</td>
<td>__m64††</td>
<td>8</td>
<td>8</td>
<td>MMX and 3DNow!</td>
</tr>
<tr>
<td></td>
<td>__m128††</td>
<td>16</td>
<td>16</td>
<td>SSE and SSE-2</td>
</tr>
</tbody>
</table>

† This type is called bool in C++.  
†† These types are optional.
double requires 16 bytes of storage, only the first 10 bytes are significant. The remaining six bytes are tail padding, and the contents of these bytes are undefined.

The __int128 type is stored in little-endian order in memory, i.e., the 64 low-order bits are stored at a lower address than the 64 high-order bits.

A null pointer (for all types) has the value zero.

The type size_t is defined as unsigned long.

Booleans, when stored in a memory object, are stored as single byte objects the value of which is always 0 (false) or 1 (true). When stored in integer registers or passed as arguments on the stack, all 8 bytes of the register are significant; any nonzero value is considered true.

Like the Intel386 architecture, the AMD64 architecture in general does not require all data access to be properly aligned. Accessing misaligned data will be slower than accessing properly aligned data, but otherwise there is no difference. The only exception here is that __m128 always has to be aligned properly.

**Aggregates and Unions**

Structures and unions assume the alignment of their most strictly aligned component. Each member is assigned to the lowest available offset with the appropriate alignment. The size of any object is always a multiple of the object’s alignment.

An array uses the same alignment as its elements, except that a local or global array variable that requires at least 16 bytes, or a C99 local or global variable-length array variable, always has alignment of at least 16 bytes.

Structure and union objects can require padding to meet size and alignment constraints. The contents of any padding is undefined.

**Bit-Fields**

C struct and union definitions may include bit-fields that define integral values of a specified size.

The ABI does not permit bitfields having the type __m64 or __m128. Programs using bitfields of these types are not portable.

Bit-fields that are neither signed nor unsigned always have non-negative values. Although they may have type char, short, int, or long (which can have neg-

---

4The alignment requirement allows the use of SSE instructions when operating on the array. The compiler cannot in general calculate the size of a variable-length array (VLA), but it is expected that most VLAs will require at least 16 bytes, so it is logical to mandate that VLAs have at least a 16-byte alignment.
Figure 3.2: Bit-Field Ranges

<table>
<thead>
<tr>
<th>Bit-field Type</th>
<th>Width $w$</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>signed long</td>
<td>1 to 64</td>
<td>$-2^{w-1}$ to $2^{w-1} - 1$</td>
</tr>
<tr>
<td>long</td>
<td>1 to 64</td>
<td>0 to $2^w - 1$</td>
</tr>
<tr>
<td>unsigned long</td>
<td>1 to 64</td>
<td>0 to $2^w - 1$</td>
</tr>
</tbody>
</table>


ative values), these bit-fields have the same range as a bit-field of the same size with the corresponding unsigned type. Bit-fields obey the same size and alignment rules as other structure and union members.

Also

- bit-fields are allocated from right to left
- bit-fields must be contained in a storage unit appropriate for its declared type
- bit-fields may share a storage unit with other struct / union members

Unnamed bit-fields’ types do not affect the alignment of a structure or union.

3.2 Function Calling Sequence

This section describes the standard function calling sequence, including stack frame layout, register usage, parameter passing and so on.

The standard calling sequence requirements apply only to global functions. Local functions that are not reachable from other compilation units may use different conventions. Nevertheless, it is recommended that all functions use the standard calling sequence when possible.

3.2.1 Registers and the Stack Frame

The AMD64 architecture provides 16 general purpose 64-bit registers. In addition the architecture provides 16 SSE registers, each 128 bits wide and 8 x87 floating point registers, each 80 bits wide. Each of the x87 floating point registers may be
referred to in MMX/3DNow! mode as a 64-bit register. All of these registers are global to all procedures in a running program.

This subsection discusses usage of each register. Registers %rbp, %rbx and %r12 through %r15 “belong” to the calling function and the called function is required to preserve their values. In other words, a called function must preserve these registers’ values for its caller. Remaining registers “belong” to the called function. If a calling function wants to preserve such a register value across a function call, it must save the value in its local stack frame.

The CPU shall be in x87 mode upon entry to a function. Therefore, every function that uses the MMX registers is required to issue an emms or femms instruction after using MMX registers, before returning or calling another function.

The direction flag in the %eflags register must be clear on function entry, and on function return.

3.2.2 The Stack Frame

In addition to registers, each function has a frame on the run-time stack. This stack grows downwards from high addresses. Figure 3.3 shows the stack organization.
The end of the input argument area shall be aligned on a 16 byte boundary. In other words, the value ($\%rsp - 8$) is always a multiple of 16 when control is transferred to the function entry point. The stack pointer, $\%rsp$, always points to the end of the latest allocated stack frame.\textsuperscript{7}

The 128-byte area beyond the location pointed to by $\%rsp$ is considered to be reserved and shall not be modified by signal or interrupt handlers.\textsuperscript{8} Therefore, functions may use this area for temporary data that is not needed across function calls. In particular, leaf functions may use this area for their entire stack frame, rather than adjusting the stack pointer in the prologue and epilogue. This area is known as red zone.

### 3.2.3 Parameter Passing

After the argument values have been computed, they are placed in registers, or pushed on the stack. The way how values are passed is described in the following sections.

**Definitions**  We first define a number of classes to classify arguments. The classes are corresponding to AMD64 register classes and defined as:

- **INTEGER** This class consists of integral types that fit into one of the general purpose registers.
- **SSE** The class consists of types that fits into a SSE register.
- **SSEUP** The class consists of types that fit into a SSE register and can be passed and returned in the most significant half of it.
- **X87, X87UP** These classes consists of types that will be returned via the x87 FPU.
- **COMPLEX_X87** This class consists of types that will be returned via the x87 FPU.
- **NO_CLASS** This class is used as initializer in the algorithms. It will be used for padding and empty structures and unions.

\textsuperscript{7}The conventional use of $\%rbp$ as a frame pointer for the stack frame may be avoided by using $\%rsp$ (the stack pointer) to index into the stack frame. This technique saves two instructions in the prologue and epilogue and makes one additional general-purpose register ($\%rbp$) available.\textsuperscript{8} Locations within 128 bytes can be addressed using one-byte displacements.
MEMORY  This class consists of types that will be passed and returned in memory via the stack.

Classification  The size of each argument gets rounded up to eight bytes.\(^9\) The basic types are assigned their natural classes:

- Arguments of types (signed and unsigned) \_Bool, char, short, int, long, long long, and pointers are in the INTEGER class.
- Arguments of types float, double and \_m64 are in class SSE.
- Arguments of types \_float128 and \_m128 are split into two halves. The least significant ones belong to class SSE, the most significant one to class SSEUP.
- The 64-bit mantissa of arguments of type long double belongs to class X87, the 16-bit exponent plus 6 bytes of padding belongs to class X87UP.
- Arguments of type \_int128 offer the same operations as INTEGERs, yet they do not fit into one general purpose register but require two registers. For classification purposes \_int128 is treated as if it were implemented as:

```c
typedef struct {
    long low, high;
} __int128;
```

with the exception that arguments of type \_int128 that are stored in memory must be aligned on a 16-byte boundary.

- Arguments of complex T where T is one of the types float or double are treated as if they are implemented as:

```c
struct complexT {
    T real;
    T imag;
};
```

\(^9\)Therefore the stack will always be eightbyte aligned.
A variable of type `complex long double` is classified as type COMPLEX_X87.

The classification of aggregate (structures and arrays) and union types works as follows:

1. If the size of an object is larger than two eightbytes, or in C++, is a non-POD structure or union type, or contains unaligned fields, it has class MEMORY.

2. Both eightbytes get initialized to class NO_CLASS.

3. Each field of an object is classified recursively so that always two fields are considered. The resulting class is calculated according to the classes of the fields in the eightbyte:
   
   (a) If both classes are equal, this is the resulting class.
   (b) If one of the classes is NO_CLASS, the resulting class is the other class.
   (c) If one of the classes is MEMORY, the result is the MEMORY class.
   (d) If one of the classes is INTEGER, the result is the INTEGER.
   (e) If one of the classes is X87, X87UP, COMPLEX_X87 class, MEMORY is used as class.
   (f) Otherwise class SSE is used.

4. Then a post merger cleanup is done:
   
   (a) If one of the classes is MEMORY, the whole argument is passed in memory.
   (b) If SSEUP is not preceeded by SSE, it is converted to SSE.

---

10 The term POD is from the ANSI/ISO C++ Standard, and stands for Plain Old Data. Although the exact definition is technical, a POD is essentially a structure or union that could have been written in C; there cannot be any member functions, or base classes, or similar C++ extensions.

11 A non-POD object cannot be passed in registers because such objects must have well defined addresses; the address at which an object is constructed (by the caller) and the address at which the object is destroyed (by the callee) must be the same. Similar issues apply when returning a non-POD object from a function.
Passing Once arguments are classified, the registers get assigned (in left-to-right order) for passing as follows:

1. If the class is MEMORY, pass the argument on the stack.

2. If the class is INTEGER, the next available register of the sequence `%rdi, %rsi, %rdx, %rcx, %r8 and %r9 is used\(^{12}\). 

3. If the class is SSE, the next available SSE register is used, the registers are taken in the order from `%xmm0` to `%xmm7`. 

4. If the class is SSEUP, the eightbyte is passed in the upper half of the last used SSE register.

5. If the class is X87, X87UP or COMPLEX_X87, it is passed in memory.

If there is no register available anymore for any eightbyte of an argument, the whole argument is passed on the stack. If registers have already been assigned for some eightbytes of this argument, those assignments get reverted.

Once registers are assigned, the arguments passed in memory are pushed on the stack in reversed (right-to-left\(^{13}\)) order.

For calls that may call functions that use varargs or stdargs (prototype-less calls or calls to functions containing ellipsis (...) in the declaration) `%al\(^{14}\)` is used as hidden argument to specify the number of SSE registers used. The contents of `%al` do not need to match exactly the number of registers, but must be an upper bound on the number of SSE registers used and is in the range 0–8 inclusive.

Returning of Values The returning of values is done according to the following algorithm:

1. Classify the return type with the classification algorithm.

---

\(^{12}\)Note that `%r11` is neither required to be preserved, nor is it used to pass arguments. Making this register available as scratch register means that code in the PLT need not spill any registers when computing the address to which control needs to be transferred. `%rax` is used to indicate the number of SSE arguments passed to a function requiring a variable number of arguments. `%r10` is used for passing a function’s static chain pointer.

\(^{13}\)Right-to-left order on the stack makes the handling of functions that take a variable number of arguments simpler. The location of the first argument can always be computed statically, based on the type of that argument. It would be difficult to compute the address of the first argument if the arguments were pushed in left-to-right order.

\(^{14}\)Note that the rest of `%rax` is undefined, only the contents of `%al` is defined.
### Figure 3.4: Register Usage

<table>
<thead>
<tr>
<th>Register</th>
<th>Usage</th>
<th>Preserved across function calls</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>%rax</code></td>
<td>temporary register; with variable arguments passes information about the number of SSE registers used; 1&lt;sup&gt;st&lt;/sup&gt; return register</td>
<td>No</td>
</tr>
<tr>
<td><code>%rbx</code></td>
<td>callee-saved register; optionally used as base pointer</td>
<td>Yes</td>
</tr>
<tr>
<td><code>%rcx</code></td>
<td>used to pass 4&lt;sup&gt;th&lt;/sup&gt; integer argument to functions</td>
<td>No</td>
</tr>
<tr>
<td><code>%rdx</code></td>
<td>used to pass 3&lt;sup&gt;rd&lt;/sup&gt; argument to functions; 2&lt;sup&gt;nd&lt;/sup&gt; return register</td>
<td>No</td>
</tr>
<tr>
<td><code>%rsp</code></td>
<td>stack pointer</td>
<td>Yes</td>
</tr>
<tr>
<td><code>%rbp</code></td>
<td>callee-saved register; optionally used as frame pointer</td>
<td>Yes</td>
</tr>
<tr>
<td><code>%rsi</code></td>
<td>used to pass 2&lt;sup&gt;nd&lt;/sup&gt; argument to functions</td>
<td>No</td>
</tr>
<tr>
<td><code>%rdi</code></td>
<td>used to pass 1&lt;sup&gt;st&lt;/sup&gt; argument to functions</td>
<td>No</td>
</tr>
<tr>
<td><code>%r8</code></td>
<td>used to pass 5&lt;sup&gt;th&lt;/sup&gt; argument to functions</td>
<td>No</td>
</tr>
<tr>
<td><code>%r9</code></td>
<td>used to pass 6&lt;sup&gt;th&lt;/sup&gt; argument to functions</td>
<td>No</td>
</tr>
<tr>
<td><code>%r10</code></td>
<td>temporary register, used for passing a function’s static chain pointer</td>
<td>No</td>
</tr>
<tr>
<td><code>%r11</code></td>
<td>temporary register</td>
<td>No</td>
</tr>
<tr>
<td><code>%r12–r15</code></td>
<td>callee-saved registers</td>
<td>Yes</td>
</tr>
<tr>
<td><code>%xmm0–%xmm1</code></td>
<td>used to pass and return floating point arguments</td>
<td>No</td>
</tr>
<tr>
<td><code>%xmm2–%xmm7</code></td>
<td>used to pass floating point arguments</td>
<td>No</td>
</tr>
<tr>
<td><code>%xmm8–%xmm15</code></td>
<td>temporary registers</td>
<td>No</td>
</tr>
<tr>
<td><code>%mmx0–%mmx7</code></td>
<td>temporary registers</td>
<td>No</td>
</tr>
<tr>
<td><code>%st0</code></td>
<td>temporary register; used to return long double arguments</td>
<td>No</td>
</tr>
<tr>
<td><code>%st1</code></td>
<td>temporary registers; used to return long double arguments</td>
<td>No</td>
</tr>
<tr>
<td><code>%st2–%st7</code></td>
<td>temporary registers</td>
<td>No</td>
</tr>
<tr>
<td><code>%fs</code></td>
<td>Reserved for system use (as thread specific data register)</td>
<td>No</td>
</tr>
</tbody>
</table>
2. If the type has class MEMORY, then the caller provides space for the return value and passes the address of this storage in %rdi as if it were the first argument to the function. In effect, this address becomes a “hidden” first argument.

On return %rax will contain the address that has been passed in by the caller in %rdi.

3. If the class is INTEGER, the next available register of the sequence %rax, %rdx is used.

4. If the class is SSE, the next available SSE register of the sequence %xmm0, %xmm1 is used.

5. If the class is SSEUP, the eightbyte is passed in the upper half of the last used SSE register.

6. If the class is X87, the value is returned on the X87 stack in %st0 as 80-bit x87 number.

7. If the class is X87UP, the value is returned together with the previous X87 value in %st0.

8. If the class is COMPLEX_X87, the real part of the value is returned in %st0 and the imaginary part in %st1.

As an example of the register passing conventions, consider the declarations and the function call shown in Figure 3.5. The corresponding register allocation is given in Figure 3.6, the stack frame offset given shows the frame before calling the function.
Figure 3.5: Parameter Passing Example

typedef struct {
    int a, b;
    double d;
} structparm;
structparm s;
int e, f, g, h, i, j, k;
long double ld;
double m, n;

extern void func (int e, int f,
    structparm s, int g, int h,
    long double ld, double m,
    double n, int i, int j, int k);
func (e, f, s, g, h, ld, m, n, i, j, k);

Figure 3.6: Register Allocation Example

<table>
<thead>
<tr>
<th>General Purpose Registers</th>
<th>Floating Point Registers</th>
<th>Stack Frame Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>%rdi: e</td>
<td>%xmm0: s.d</td>
<td>0: ld</td>
</tr>
<tr>
<td>%rsi: f</td>
<td>%xmm1: m</td>
<td>16: j</td>
</tr>
<tr>
<td>%rdx: s.a,s.b</td>
<td>%xmm2: n</td>
<td>24: k</td>
</tr>
<tr>
<td>%rcx: g</td>
<td></td>
<td></td>
</tr>
<tr>
<td>%r8: h</td>
<td></td>
<td></td>
</tr>
<tr>
<td>%r9: i</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
3.3 Operating System Interface

3.3.1 Exception Interface
As the AMD64 manuals describe, the processor changes mode to handle exceptions, which may be synchronous, floating-point/coprocessor or asynchronous. Synchronous and floating-point/coprocessor exceptions, being caused by instruction execution, can be explicitly generated by a process. This section, therefore, specifies those exception types with defined behavior. The AMD64 architecture classifies exceptions as faults, traps, and aborts. See the Intel386 ABI for more information about their differences.

Hardware Exception Types
The operating system defines the correspondence between hardware exceptions and the signals specified by signal (BA_OS) as shown in table 3.1. Contrary to the i386 architecture, the AMD64 does not define any instructions that generate a bounds check fault in long mode.

3.3.2 Virtual Address Space
Although the AMD64 architecture uses 64-bit pointers, implementations are only required to handle 48-bit addresses. Therefore, conforming processes may only use addresses from 0x00000000 00000000 to 0x00007fff ffffffff 15. Processes begin with three logical segments, commonly called text, data, and stack. Use of shared libraries add other segments and a process may dynamically create segments.

3.3.3 Page Size
Systems are permitted to use any power-of-two page size between 4KB and 64KB, inclusive.

3.3.4 Virtual Address Assignments
Conceptually processes have the full address space available. In practice, however, several factors limit the size of a process.

150x0000ffff ffffffff is not a canonical address and cannot be used.
## Table 3.1: Hardware Exceptions and Signals

<table>
<thead>
<tr>
<th>Number</th>
<th>Exception name</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>divide error fault</td>
<td>SIGFPE</td>
</tr>
<tr>
<td>1</td>
<td>single step trap/fault</td>
<td>SIGTRAP</td>
</tr>
<tr>
<td>2</td>
<td>nonmaskable interrupt</td>
<td>none</td>
</tr>
<tr>
<td>3</td>
<td>breakpoint trap</td>
<td>SIGTRAP</td>
</tr>
<tr>
<td>4</td>
<td>overflow trap</td>
<td>SIGSEGV</td>
</tr>
<tr>
<td>5</td>
<td>(reserved)</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>invalid opcode fault</td>
<td>SIGILL</td>
</tr>
<tr>
<td>7</td>
<td>no coprocessor fault</td>
<td>SIGFPE</td>
</tr>
<tr>
<td>8</td>
<td>double fault abort</td>
<td>none</td>
</tr>
<tr>
<td>9</td>
<td>coprocessor overrun abort</td>
<td>SIGSEGV</td>
</tr>
<tr>
<td>10</td>
<td>invalid TSS fault</td>
<td>none</td>
</tr>
<tr>
<td>11</td>
<td>segment no present fault</td>
<td>none</td>
</tr>
<tr>
<td>12</td>
<td>stack exception fault</td>
<td>SIGSEGV</td>
</tr>
<tr>
<td>13</td>
<td>general protection fault/abort</td>
<td>SIGSEGV</td>
</tr>
<tr>
<td>14</td>
<td>page fault</td>
<td>SIGSEGV</td>
</tr>
<tr>
<td>15</td>
<td>(reserved)</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>coprocessor error fault</td>
<td>SIGFPE</td>
</tr>
<tr>
<td>other</td>
<td>(unspecified)</td>
<td>SIGILL</td>
</tr>
</tbody>
</table>

## Table 3.2: Floating-Point Exceptions

<table>
<thead>
<tr>
<th>Code</th>
<th>Reason</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPE_FLTDIV</td>
<td>floating-point divide by zero</td>
</tr>
<tr>
<td>FPE_FLTOVF</td>
<td>floating-point overflow</td>
</tr>
<tr>
<td>FPE_FLTUND</td>
<td>floating-point underflow</td>
</tr>
<tr>
<td>FPE_FLTRES</td>
<td>floating-point inexact result</td>
</tr>
<tr>
<td>FPE_FLTINV</td>
<td>invalid floating-point operation</td>
</tr>
</tbody>
</table>
• The system reserves a configuration dependent amount of virtual space.

• The system reserves a configuration dependent amount of space per process.

• A process whose size exceeds the system’s available combined physical memory and secondary storage cannot run. Although some physical memory must be present to run any process, the system can execute processes that are bigger than physical memory, paging them to and from secondary storage. Nonetheless, both physical memory and secondary storage are shared resources. System load, which can vary from one program execution to the next, affects the available amount.

Programs that dereference null pointers are erroneous and a process should not expect 0x0 to be a valid address.

---

**Figure 3.7: Virtual Address Configuration**

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xffffffffffffffff</td>
<td>Reserved system area</td>
</tr>
<tr>
<td></td>
<td>...</td>
</tr>
<tr>
<td>0x800000000000</td>
<td>Dynamic segments</td>
</tr>
<tr>
<td></td>
<td>...</td>
</tr>
<tr>
<td>0</td>
<td>Process segments</td>
</tr>
<tr>
<td></td>
<td>Beginning of memory</td>
</tr>
</tbody>
</table>

---

Although applications may control their memory assignments, the typical arrangement appears in figure 3.8.
3.4 Process Initialization

3.4.1 Initial Stack and Register State

Special Registers

The AMD64 architecture defines floating point instructions. At process startup the two floating point units, SSE2 and x87, both have all floating-point exception status flags cleared. The status of the control words is as defined in tables 3.3 and 3.4.

Table 3.3: x87 Floating-Point Control Word

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>RC</td>
<td>0</td>
<td>Round to nearest</td>
</tr>
<tr>
<td>PC</td>
<td>11</td>
<td>Double extended precision</td>
</tr>
<tr>
<td>PM</td>
<td>1</td>
<td>Precision masked</td>
</tr>
<tr>
<td>UM</td>
<td>1</td>
<td>Underflow masked</td>
</tr>
<tr>
<td>OM</td>
<td>1</td>
<td>Overflow masked</td>
</tr>
<tr>
<td>ZM</td>
<td>1</td>
<td>Zero divide masked</td>
</tr>
<tr>
<td>DM</td>
<td>1</td>
<td>Denormal operand masked</td>
</tr>
<tr>
<td>IM</td>
<td>1</td>
<td>Invalid operation masked</td>
</tr>
</tbody>
</table>
Table 3.4: MXCSR Status Bits

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>FZ</td>
<td>0</td>
<td>Do not flush to zero</td>
</tr>
<tr>
<td>RC</td>
<td>0</td>
<td>Round to nearest</td>
</tr>
<tr>
<td>PM</td>
<td>1</td>
<td>Precision masked</td>
</tr>
<tr>
<td>UM</td>
<td>1</td>
<td>Underflow masked</td>
</tr>
<tr>
<td>OM</td>
<td>1</td>
<td>Overflow masked</td>
</tr>
<tr>
<td>ZM</td>
<td>1</td>
<td>Zero divide masked</td>
</tr>
<tr>
<td>DM</td>
<td>1</td>
<td>Denormal operand masked</td>
</tr>
<tr>
<td>IM</td>
<td>1</td>
<td>Invalid operation masked</td>
</tr>
<tr>
<td>DAZ</td>
<td>0</td>
<td>Denormals are not zero</td>
</tr>
</tbody>
</table>

The rFLAGS register contains the system flags, such as the direction flag and the carry flag. The low 16 bits (FLAGS portion) of rFLAGS are accessible by application software. The state of them at process initialization is shown in table 3.5.

Table 3.5: rFLAGS Bits

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>DF</td>
<td>0</td>
<td>Direction forward</td>
</tr>
<tr>
<td>CF</td>
<td>0</td>
<td>No carry</td>
</tr>
<tr>
<td>PF</td>
<td>0</td>
<td>Even parity</td>
</tr>
<tr>
<td>AF</td>
<td>0</td>
<td>No auxiliary carry</td>
</tr>
<tr>
<td>ZF</td>
<td>0</td>
<td>No zero result</td>
</tr>
<tr>
<td>SF</td>
<td>0</td>
<td>Unsigned result</td>
</tr>
<tr>
<td>OF</td>
<td>0</td>
<td>No overflow occurred</td>
</tr>
</tbody>
</table>

The direction flag DF must be set to the “forward” direction (that is to zero) before entry and upon exit from a function. Other user flags have no specified role in the standard calling sequence and are not preserved.
Stack State

This section describes the machine state that `exec` (BA_OS) creates for new processes. Various language implementations transform this initial program state to the state required by the language standard.

For example, a C program begins executing at a function named `main` declared as:

```c
extern int main ( int argc , char *argv[], char* envp[] );
```

where

- `argc` is a non-negative argument count
- `argv` is an array of argument strings, with `argv[argc] == 0`
- `envp` is an array of environment strings, terminated by a null pointer.

When `main()` returns its value is passed to `exit()` and if that has been over-ridden and returns, `_exit()` (which must be immune to user interposition).

The initial state of the process stack, i.e. when `_start` is called is shown in figure [3.9](#).

---

**Figure 3.9: Initial Process Stack**

<table>
<thead>
<tr>
<th>Purpose</th>
<th>Start Address</th>
<th>Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unspecified</td>
<td>High Addresses</td>
<td>varies</td>
</tr>
<tr>
<td>Information block, including argument strings, environment strings, auxiliary information ...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Unspecified</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Null auxiliary vector entry</td>
<td>1 eightbyte</td>
<td></td>
</tr>
<tr>
<td>Auxiliary vector entries ...</td>
<td>2 eightbytes each</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>eightbyte</td>
<td></td>
</tr>
<tr>
<td>Environment pointers ...</td>
<td>1 eightbyte each</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>8+8*argc+%rsp</td>
<td>eightbyte</td>
</tr>
<tr>
<td>Argument pointers</td>
<td>8+%rsp</td>
<td>argc eightbytes</td>
</tr>
<tr>
<td>Argument count</td>
<td>%rsp</td>
<td>eightbyte</td>
</tr>
<tr>
<td>Undefined</td>
<td>Low Addresses</td>
<td></td>
</tr>
</tbody>
</table>
Argument strings, environment strings, and the auxiliary information appear in no specific order within the information block and they need not be compactly allocated.

Only the registers listed below have specified values at process entry:

%rbp  The content of this register is unspecified at process initialization time, but the user code should mark the deepest stack frame by setting the frame pointer to zero.

%rsp  The stack pointer holds the address of the byte with lowest address which is part of the stack. It is guaranteed to be 16-byte aligned at process entry.

%rdx  a function pointer that the application should register with atexit (BA_OS).

It is unspecified whether the data and stack segments are initially mapped with execute permissions or not. Applications which need to execute code on the stack or data segments should take proper precautions, e.g., by calling mprotect().

### 3.4.2 Auxiliary Vector

The auxiliary vector is an array of the following structures (ref. figure 3.10), interpreted according to the a_type member.

```c
typedef struct
{
    int a_type;
    union {
        long a_val;
        void *a_ptr;
        void (*a_fnc)();
    } a_un;
} auxv_t;
```

Figure 3.10: auxv_t Type Definition

The AMD64 ABI uses the auxiliary vector types defined in figure 3.11.
Figure 3.11: Auxiliary Vector Types

<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
<th>a_un</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT_NULL</td>
<td>0</td>
<td>ignored</td>
</tr>
<tr>
<td>AT_IGNORE</td>
<td>1</td>
<td>ignored</td>
</tr>
<tr>
<td>AT_EXECFD</td>
<td>2</td>
<td>a_val</td>
</tr>
<tr>
<td>AT_PHDR</td>
<td>3</td>
<td>a_ptr</td>
</tr>
<tr>
<td>AT_PHENT</td>
<td>4</td>
<td>a_val</td>
</tr>
<tr>
<td>AT_PHNUM</td>
<td>5</td>
<td>a_val</td>
</tr>
<tr>
<td>AT_PAGESZ</td>
<td>6</td>
<td>a_val</td>
</tr>
<tr>
<td>AT_BASE</td>
<td>7</td>
<td>a_ptr</td>
</tr>
<tr>
<td>AT_FLAGS</td>
<td>8</td>
<td>a_val</td>
</tr>
<tr>
<td>AT_ENTRY</td>
<td>9</td>
<td>a_ptr</td>
</tr>
<tr>
<td>AT_NOTELF</td>
<td>10</td>
<td>a_val</td>
</tr>
<tr>
<td>AT_UID</td>
<td>11</td>
<td>a_val</td>
</tr>
<tr>
<td>AT_EUID</td>
<td>12</td>
<td>a_val</td>
</tr>
<tr>
<td>AT_GID</td>
<td>13</td>
<td>a_val</td>
</tr>
<tr>
<td>AT_EGID</td>
<td>14</td>
<td>a_val</td>
</tr>
</tbody>
</table>

**AT_NULL**  The auxiliary vector has no fixed length; instead its last entry’s a_type member has this value.

**AT_IGNORE** This type indicates the entry has no meaning. The corresponding value of a_un is undefined.

**AT_EXECFD** At process creation the system may pass control to an interpreter program. When this happens, the system places either an entry of type AT_EXECFD or one of type AT_PHDR in the auxiliary vector. The entry for type AT_EXECFD uses the a_val member to contain a file descriptor open to read the application program’s object file.

**AT_PHDR** The system may create the memory image of the application program before passing control to the interpreter program. When this happens, the a_ptr member of the AT_PHDR entry tells the interpreter where to find the program header table in the memory image.
**AT_PHENT** The `a_val` member of this entry holds the size, in bytes, of one entry in the program header table to which the `AT_PHDR` entry points.

**AT_PHNUM** The `a_val` member of this entry holds the number of entries in the program header table to which the `AT_PHDR` entry points.

**AT_PAGESZ** If present, this entry’s `a_val` member gives the system page size, in bytes.

**AT_BASE** The `a_ptr` member of this entry holds the base address at which the interpreter program was loaded into memory. See “Program Header” in the System V ABI for more information about the base address.

**AT_FLAGS** If present, the `a_val` member of this entry holds one-bit flags. Bits with undefined semantics are set to zero.

**AT_ENTRY** The `a_ptr` member of this entry holds the entry point of the application program to which the interpreter program should transfer control.

**AT_NOTELF** The `a_val` member of this entry is non-zero if the program is in another format than ELF.

**AT_UID** The `a_val` member of this entry holds the real user id of the process.

**AT_EUID** The `a_val` member of this entry holds the effective user id of the process.

**AT_GID** The `a_val` member of this entry holds the real group id of the process.

**AT_EGID** The `a_val` member of this entry holds the effective group id of the process.

### 3.5 Coding Examples

This section discusses example code sequences for fundamental operations such as calling functions, accessing static objects, and transferring control from one part of a program to another. Unlike previous material, this material is not normative. It shows only the difference to the Intel386 ABI.
3.5.1 Architectural Constraints

The AMD64 architecture usually does not allow to encode arbitrary 64-bit constants as immediate operand of the instruction. Most instructions accept 32-bit immediates that are sign extended to the 64-bit ones. Additionally the 32-bit operations with register destinations implicitly perform zero extension making loads of 64-bit immediates with upper half set to 0 even cheaper.

Additionally the branch instructions accept 32-bit immediate operands that are sign extended and used to adjust instruction pointer. Similarly an instruction pointer relative addressing mode exists for data accesses with equivalent limitations.

In order to improve performance and reduce code size, it is desirable to use different code models depending on the requirements.

Code models define constraints for symbolic values that allow the compiler to generate better code. Basically code models differ in addressing (absolute versus position independent), code size, data size and address range. We define only a small number of code models that are of general interest:

**Small code model** The virtual address of code executed is known at link time. Additionally all symbols are known to be located in the virtual addresses in the range from 0 to $2^{31} - 2^{24} - 1$.

This allows the compiler to encode symbolic references with offsets in the range from $-2^{31}$ to $2^{24}$ directly in the sign extended immediate operands, with offsets in the range from 0 to $2^{31} - 2^{24}$ in the zero extended immediate operands and use instruction pointer relative addressing for the symbols with offsets in the range $-2^{24}$ to $2^{24}$.

This is the fastest code model and we expect it to be suitable for the vast majority of programs.

**Kernel code model** The kernel of an operating system is usually rather small but runs in the negative half of the address space. So we define all symbols to be in the range from $2^{64} - 2^{31}$ to $2^{64} - 2^{24}$.

This code model has advantages similar to those of the small model, but allows encoding of zero extended symbolic references only for offsets from $2^{31}$ to $2^{31} + 2^{24}$. The range offsets for sign extended reference changes to $0 - 2^{31} + 2^{24}$.

**Medium code model** In the medium model, the data section is split into two parts — the data section still limited in the same way as in the small code
model and the large data section having no limits except for available addressing space. The program layout must be set in a way so that large data sections (.ldata, .lrodata, .lbss) come after the text and data sections.

This model requires the compiler to use movabs instructions to access large static data and to load addresses into registers, but keeps the advantages of the small code model for manipulation of addresses in the small data and text sections (specially needed for branches).

By default only data larger than 65535 bytes will be placed in the large data section.

**Large code model**  The large code model makes no assumptions about addresses and sizes of sections.

The compiler is required to use the movabs instruction, as in the medium code model, even for dealing with addresses inside the text section. Additionally, indirect branches are needed when branching to addresses whose offset from the current instruction pointer is unknown.

It is possible to avoid the limitation on the text section in the small and medium models by breaking up the program into multiple shared libraries, so this model is strictly only required if the text of a single function becomes larger than what the medium model allows.

**Small position independent code model (PIC)**  Unlike the previous models, the virtual addresses of instructions and data are not known until dynamic link time. So all addresses have to be relative to the instruction pointer.

Additionally the maximum distance between a symbol and the end of an instruction is limited to $2^{31} - 2^{24} - 1$, allowing the compiler to use instruction pointer relative branches and addressing modes supported by the hardware for every symbol with an offset in the range $-2^{24}$ to $2^{24}$.

**Medium position independent code model (PIC)**  This model is like the previous model, but similarly to the medium static model adds large data sections at the end of object files.

In the medium PIC model, the instruction pointer relative addressing cannot be used directly for accessing large static data, since the offset can exceed the limitations on the size of the displacement field in the instruction.
Instead an unwind sequence consisting of `movabs`, `lea` and `add` needs to be used.

**Large position independent code model (PIC)** This model is like the previous model, but makes no assumptions about the distance of symbols.

The large PIC model implies the same limitation as the medium PIC model regarding addressing of static data. Additionally, references to the global offset table and to the procedure linkage table and branch destinations need to be calculated in a similar way. Further the size of the text segment is allowed to be up to 16EB in size, hence similar restrictions apply to all address references into the text segments, including branches.

### 3.5.2 Conventions

In this document some special assembler symbols are used in the coding examples and discussion. They are:

- `name@GOT`: specifies the offset to the GOT entry for the symbol `name` from the base of the GOT.
- `name@GOTPLT`: specifies the offset to the GOT entry for the symbol `name` from the base of the GOT, implying that there is a corresponding PLT entry.
- `name@GOTOFF`: specifies the offset to the location of the symbol `name` from the base of the GOT.
- `name@GOTPCREL`: specifies the offset to the GOT entry for the symbol `name` from the current code location.
- `name@PLT`: specifies the offset to the PLT entry of symbol `name` from the current code location.
- `name@PLTOFF`: specifies the offset to the PLT entry of symbol `name` from the base of the GOT.
- `_GLOBAL_OFFSET_TABLE_`: specifies the offset to the base of the GOT from the current code location.
3.5.3 Position-Independent Function Prologue

In the small code model AMD64 does not need any function prologue for calculating the global offset table address since it does not have an explicit GOT pointer.

In the medium and large code models a register has to be allocated to hold the address of the GOT in position-independent objects, because the AMD64 ISA does not support an immediate displacement larger than 32 bits.

As %r15 is preserved across function calls, it is initialized in the function prolog to hold the GOT address\(^\text{16}\) for non-leaf functions which call other functions through the PLT. Other functions are free to use any other register. Throughout this document, %r15 will be used in examples.

![Figure 3.12: Position-independent function prolog code](image)

\[
\begin{align*}
\text{medium model:} & \quad \text{leaq } &\_GLOBAL\_OFFSET\_TABLE\_(&\text{rip}),&%r15 &\# \text{ GOTPC32 reloc} \\
\text{large model:} & \quad \text{pushq } &%r15 &\# \text{ save } &%r15 \\
& \text{           } &\text{lea} &1f(&\text{rip}),&%r11 &\# \text{ absolute } &%\text{rip} \\
& \text{1: movabs } &$_\_GLOBAL\_OFFSET\_TABLE\_,$&%r15 &\# \text{ offset to the GOT (R}_\text{X86}_\text{64}_\text{GOTPC64)} \\
& \text{           } &\text{lea} &(&%r11, &%r15),&%r15 &\# \text{ absolute address of the GOT}
\end{align*}
\]

For the medium model the GOT pointer is directly loaded, for the large model the absolute value of %rip is added to the relative offset to the base of the GOT in order to obtain its absolute address (see figure 3.12).

3.5.4 Data Objects

This section describes only objects with static storage. Stack-resident objects are excluded since programs always compute their virtual address relative to the stack or frame pointers.

\(^{16}\text{If, at code generation-time, it is determined that either no other functions are called (leaf functions), the called functions addresses can be resolved and are within 2GB, or no global data objects are referred to, it is not necessary to store the GOT address in }%r15 \text{ and the prolog code that initializes it may be omitted.}\)
Because only the movabs instruction uses 64-bit addresses directly, depending on the code model either \%rip-relative addressing or building addresses in registers and accessing the memory through the register has to be used.

For absolute addresses \%rip-relative encoding can be used in the small model. In the medium model the movabs instruction has to be used for accessing addresses.

Position-independent code cannot contain absolute address. To access a global symbol the address of the symbol has to be loaded from the Global Offset Table. The address of the entry in the GOT can be obtained with a \%rip-relative instruction in the small model.
Small models

Figure 3.13: Absolute Load and Store (Small Model)

```assembly
.extern int src[65536];
.extern int dst[65536];
.extern int *ptr;
.static int lsrc[65536];
.static int ldst[65536];
.static int *lptr;

.extern src
.extern dst
.extern ptr
.local lsrc
.comm lsrc,262144,4
.local ldst
.comm ldst,262144,4
.local lptr
.comm lptr,8,8
.text

dst[0] = src[0];
movl src(%rip), %eax
movl %eax, dst(%rip)

ptr = dst[0];
movq $dst, ptr(%rip)

*ptr = src[0];
movq ptr(%rip),%rax
movl src(%rip),%edx
movl %edx, (%rax)

ldst[0] = lsrc[0];
movl lsrc(%rip), %eax
movl %eax, ldst(%rip)

lptr = ldst;
movq $dst, lptr(%rip)

*lptr = lsrc[0];
movq lptr(%rip),%rax
movl lsrc(%rip),%edx
movl %edx, (%rax)
```
extern int src[65536];
.extern src
extern int dst[65536];
.extern dst
extern int *ptr;
.extern ptr

static int lsrc[65536];
.local lsrc
.comm lsrc,262144,4
static int ldst[65536];
.local ldst
.comm ldst,262144,4
static int *lptr;
.local lptr
.comm lptr,8,8
.text

dst[0] = src[0];
movq src@GOTPCREL(%rip), %rax
movl (%rax), %edx
movq dst@GOTPCREL(%rip), %rax
movl %edx, (%rax)

ptr = dst;
movq ptr@GOTPCREL(%rip), %rax
movq dst@GOTPCREL(%rip), %rdx
movq %rdx, (%rax)

*ptr = src[0];
movq ptr@GOTPCREL(%rip),%rax
movq (%rax), %rdx
movq src@GOTPCREL(%rip),%rax
movl %rdx, (%rax)

ldst[0] = lsrc[0];
movl lsrc(%rip), %eax
movl %eax, ldst(%rip)

lptr = ldst;
lea ldst(%rip),%rdx
movq %rdx, lptr(%rip)

*lptr = lsrc[0];
movq lptr(%rip),%rax
movl lsrc(%rip),%edx
movl %edx, (%rax)
Medium models

Figure 3.15: Absolute Load and Store (Medium Model)

```assembly
extern int src[65536];
extern int dst[65536];
extern int *ptr;
static int lsrc[65536];
static int ldst[65536];
static int *lptr;

dst[0] = src[0];
ptr = dst;
*ptr = src[0];
ldst[0] = lsrc[0];
lptr = ldst;
*lpotr = lsrc[0];

.ltext
movabs src, %eax
movabs %eax, dst
movabsq $dst, %rdx
movq %rdx, ptr
movq ptr(%rip), %rdx
movabsl src, %eax
movl %eax, (%rdx)
ldst[0] = lsrc[0];
lptr = ldst;
*lpotr = lsrc[0];

.movabs q $l dst, % rd x
.mov abs q % r dx, l ptr
.mov ab sl src, % eax
.mov l % eax, (% rd x)
```

AMD64 ABI Draft 0.95 – January 24, 2005 – 12:10
Figure 3.16: Position-Independent Load and Store (Medium PIC Model)

```
extern int src[65536];
.extern src
extern int dst[65536];
.extern dst
extern int *ptr;
.extern ptr
static int lsrc[65536];
.local lsrc
.comm lsrc,262144,4
static int ldst[65536];
.local ldst
.comm ldst,262144,4
static int *lptr;
.local lptr
.comm lptr,8,8
.text

dst[0] = src[0];

ptr = dst;

*ptr = src[0];
```

```
movq src@GOTPCREL(%rip), %rax
movl (%rax), %edx
movq dst@GOTPCREL(%rip), %rax
movl %edx, (%rax)

movq dst@GOTPCREL(%rip), %rdx
movq %rdx, (%rax)

movq %eax, (%rdx)
```
Figure 3.17: Position-Independent Load and Store (Medium PIC Model), continued

|
| ldst[0] = lsrc[0]; |
| lptr = ldst; |
| *lptr = lsrc[0]; |
| movabsq lsrc@GOTOFF64, %rax |
| movl (%rax,%r15), %eax |
| movabsq ldst@GOTOFF64, %rdx |
| movl %eax, (%rdx,%r15); |
| movabsq ldst@GOTOFF64, %rax |
| addq %r15, %rax |
| movq %rax, lptr(%rip) |
| movabsq lsrc@GOTOFF64, %rax |
| movl (%rax,%r15),%eax |
| movq lptr(%rip),%rdx |
| movl %eax, (%rdx) |

**Large Models**

Again, in order to access data at any position in the 64-bit addressing space, it is necessary to calculate the address explicitly\(^\text{18}\) not unlike the medium code model.

\(^\text{18}\) If, at code generation-time, it is determined that a referred to global data object address is resolved within 2GB, the \%rip-relative addressing mode can be used instead. See example in figure 3.19.
Figure 3.18: Absolute global data load and store

<table>
<thead>
<tr>
<th>static int src;</th>
<th>Lsrc: .long</th>
</tr>
</thead>
<tbody>
<tr>
<td>static int dst;</td>
<td>Ldst: .long</td>
</tr>
<tr>
<td>extern int *ptr;</td>
<td>.extern ptr</td>
</tr>
<tr>
<td>dst = src;</td>
<td>movabs $Lsrc,%rax ; R_X86_64_64</td>
</tr>
<tr>
<td></td>
<td>movabs $Ldst,%rdx ; R_X86_64_64</td>
</tr>
<tr>
<td></td>
<td>movl (%rax),%ecx</td>
</tr>
<tr>
<td></td>
<td>movl %ecx,(%rdx)</td>
</tr>
<tr>
<td>ptr = &amp;dst;</td>
<td>movabs $ptr,%rax ; R_X86_64_64</td>
</tr>
<tr>
<td></td>
<td>movabs $Ldst,%rdx ; R_X86_64_64</td>
</tr>
<tr>
<td></td>
<td>movq (%rdx),(%rax)</td>
</tr>
<tr>
<td>*ptr = src;</td>
<td>movabs $Lsrc,%rax ; R_X86_64_64</td>
</tr>
<tr>
<td></td>
<td>movabs $ptr,%rdx ; R_X86_64_64</td>
</tr>
<tr>
<td></td>
<td>movl (%rax),%ecx</td>
</tr>
<tr>
<td></td>
<td>movq (%rdx),%rdx</td>
</tr>
<tr>
<td></td>
<td>movl %ecx,(%rdx)</td>
</tr>
</tbody>
</table>

Figure 3.19: Faster absolute global data load and store

| *ptr = src; | movabs $ptr,%rdx ; R_X86_64_64 |
| | movl Lsrc(%rip),%ecx |
| | movq (%rdx),%rdx |
| | movl %ecx,(%rdx) |

For position-independent code access to both static and external global data assumes that the GOT address is stored in a dedicated register. In these examples we assume it is in `%r15` (see Function Prologue):

If, at code generation-time, it is determined that a referred to global data object address is resolved within 2GB, the `%rip-relative` addressing mode can be used instead. See example in figure 3.21.
**Figure 3.20: Position-independent global data load and store**

<table>
<thead>
<tr>
<th></th>
<th>Lsrc: .long</th>
</tr>
</thead>
<tbody>
<tr>
<td>dst = src;</td>
<td>movabs $Lsrc@GOTOFF,%rax ; R_X86_64_GOTOFF64</td>
</tr>
<tr>
<td></td>
<td>movabs $Ldst@GOTOFF,%rdx ; R_X86_64_GOTOFF64</td>
</tr>
<tr>
<td></td>
<td>movl (%rax,%r15),%ecx</td>
</tr>
<tr>
<td></td>
<td>movl %ecx,(%rdx,%r15)</td>
</tr>
</tbody>
</table>

| ptr = &dst; | movabs $ptr@GOT,%rax ; R_X86_64_GOT64 |
|            | movabs $Ldst@GOTOFF,%rdx ; R_X86_64_GOTOFF64 |
|            | movq (%rax,%r15),%rax |
|            | leaq (%rdx,%r15),%rcx |
|            | movq %rcx,(%rax) |

| *ptr = src; | movabs $Lsrc@GOTOFF,%rax ; R_X86_64_GOTOFF64 |
|            | movabs $ptr@GOT,%rdx ; R_X86_64_GOT64 |
|            | movl (%rax,%r15),%ecx |
|            | movq (%rdx,%r15),%rdx |
|            | movl %ecx,(%rdx) |

---

**Figure 3.21: Faster position-independent global data load and store**

|         | movabs $ptr@GOT,%rdx ; R_X86_64_GOT64 |
|         | movl Lsrc(%rip),%ecx |
|         | movq (%rdx,%r15),%rdx |
|         | movl %ecx,(%rdx) |
3.5.5 Function Calls

Small and Medium Models

Figure 3.22: Position-Independent Direct Function Call (Small and Medium Model)

.extern void function ();
.globl function
.call function@PLT

Figure 3.23: Position-Independent Indirect Function Call

.extern void (*ptr) ();
.extern void name ();
.ptr = name;

(*ptr)();
.globl ptr, name
.movq ptr@GOTPCREL(%rip), %rax
.movq name@GOTPCREL(%rip), %rdx
.movq %rdx, (%rax)

Large models

It cannot be assumed that a function is within 2GB in general. Therefore, it is necessary to explicitly calculate the desired address reaching the whole 64-bit address space.
**Figure 3.24: Absolute direct and indirect function call**

| static void (*ptr) (void); | Lptr: .quad         | Lbar: ...
|---------------------------|---------------------|------------------
| extern void foo (void);   | .globl foo          |                  
| static void bar (void);   | movabs $foo,%r11 ; R_X86_64_64 |
|                           | call *%r11          |
|                           | movabs $Lbar,%r11 ; R_X86_64_64 |
|                           | call *%r11          |
| foo ();                   | movabs $foo,%r11 ; R_X86_64_64 |
| bar ();                   | movabs $foo,%r11 ; R_X86_64_64 |
|                           | movq %r11,(%rax)    |
| ptr = foo;                | movabs $Lptr,%r11 ; R_X86_64_64 |
| ptr = bar;                | movabs $Lbar,%r11 ; R_X86_64_64 |
| (*ptr) ();                | movabs $Lptr,%r11 ; R_X86_64_64 |
|                           | call *(%r11)        |

And in the case of position-independent objects:20

**Figure 3.25: Position-independent direct and indirect function call**

| static void (*ptr) (void); | Lptr: .quad         | Lbar: ...
|---------------------------|---------------------|------------------
| extern void foo (void);   | .globl foo          |                  
| static void bar (void);   | movabs $foo@GOT,%r11 ; R_X86_64_GOTPLT64 |
|                           | call *(%r11,%r15)   |
|                           | movabs $Lbar@GOTOFF,%r11 ; R_X86_64_GOTOFF64 |
|                           | leaq (%r11,%r15),%r11 |
|                           | call *%r11          |
| ptr = foo;                | movabs $Lptr@GOTOFF,%rax ; R_X86_64_GOTOFF64 |
| ptr = bar;                | movabs $Lbar@GOTOFF,%r11 ; R_X86_64_GOTOFF64 |
| (*ptr) ();                | movabs $Lptr@GOTOFF,%r11 ; R_X86_64_GOTOFF64 |
|                           | call *(%r11,%r15)   |

---

20See subsection “Implementation advice” for some optimizations.
Implementation advice

If, at code generation-time, certain conditions are determined, it’s possible to generate faster or smaller code sequences as the large model normally requires. When:

(absolute) target of function call is within 2GB, a direct call or %rip-relative addressing might be used:

```
bar (); call Lbar
ptr = bar;
movabs $Lptr,%rax ; R_X86_64_64
leaq $Lbar(%rip),%r11
movq %r11,(%rax)
```

(PIC) the base of GOT is within 2GB an indirect call to the GOT entry might be implemented like so:

```
foo (); call *(foo@GOT) ; R_X86_64_GOTPCREL
```

(PIC) the base of PLT is within 2GB, the PLT entry may be referred to relatively to %rip:

```
ptr = foo;
movabs $Lptr@GOTOFF,%rax ; R_X86_64_GOTOFF64
leaq $foo@PLT(%rip),%r11 ; R_X86_64_PLT32
movq %r11,(%rax,%r15)
```

(PIC) target of function call is within 2GB and is either not global or bound locally, a direct call to the symbol may be used or it may be referred to relatively to %rip:

```
bar (); call Lbar
ptr = bar;
movabs $Lptr@GOTOFF,%rax ; R_X86_64_GOTOFF64
leaq $Lbar(%rip),%r11
movq %r11,(%rax,%r15)
```

3.5.6 Branching

Small and Medium Models

As all labels are within 2GB no special care has to be taken when implementing branches. The full AMD64 ISA is usable.

Large Models

Because functions can be theoretically up to 16EB long, the maximum 32-bit displacement of conditional and unconditional branches in the AMD64 ISA are
not enough to address the branch target. Therefore, a branch target address is calculated explicitly\(^{21}\) For absolute objects:

For position-independent objects:

\(^{21}\)If, at code generation-time, it is determined that the target addresses are within 2GB, alternatively, branch target addresses may be calculated implicitly (see figure 3.27).
Figure 3.28: Position-independent branching code

```assembly
if (!a)
{
    testl %eax,%eax
    jnz 1f
    movabs $2f@GOTOFF,%r11 ; R_X86_64_GOTOFF64
    leaq (%r11,%r15),%r11
    jmpq *%r11
    1: ...
    2: ...
}
goto Label;

movabs $Label@GOTOFF,%r11 ; R_X86_64_GOTOFF64
leaq (%r11,%r15),%r11
jmpq *%r11
...
...
Label:
```

For absolute objects, the implementation of the `switch` statement is:

Figure 3.29: Absolute switch code

```assembly
switch (a)
{
    cmpl $0,%eax
    jl  .Ldefault
    cmpl $2,%eax
    jg  .Ldefault
    movabs $.Ltable,%r11 ; R_X86_64_64
    jmpq *(%r11,%eax,8)
    .section .lrodata,"aLM",@progbits,8
    .align 8
    .Ltable: .quad .Lcase0 ; R_X86_64_64
    .quad .Ldefault ; R_X86_64_64
    .quad .Lcase2 ; R_X86_64_64
    .previous
    default: .Ldefault:
    ...
    case 0: .Lcase0:
    ...
    case 2: .Lcase2:
    ...
}
```

When building position-independent objects, the `switch` statement implementation changes to:

---

48

AMD64 ABI Draft 0.95 – January 24, 2005 – 12:10
### 3.5.7 Variable Argument Lists

Some otherwise portable C programs depend on the argument passing scheme, implicitly assuming that 1) all arguments are passed on the stack, and 2) arguments appear in increasing order on the stack. Programs that make these assumptions have never been portable, but they have worked on many implementations. However, they do not work on the AMD64 architecture because some arguments are passed in registers. Portable C programs must use the header file `<stdarg.h>` in order to handle variable argument lists.

When a function taking variable-arguments is called, `%rax` must be set to the total number of floating point parameters passed to the function in SSE registers.\(^\text{23}\)

---

\(^{22}\) The jump-table is emitted in a different section so as to occupy cache lines without instruction bytes, thus avoiding exclusive cache subsystems to thrash.

\(^{23}\) This implies that the only legal values for `%rax` when calling a function with variable-
The Register Save Area

The prologue of a function taking a variable argument list and known to call the macro \texttt{va\_start} is expected to save the argument registers to the \textit{register save area}. Each argument register has a fixed offset in the register save area as defined in the figure 3.33.

Only registers that might be used to pass arguments need to be saved. Other registers are not accessed and can be used for other purposes. If a function is known to never accept arguments passed in registers\textsuperscript{24} the register save area may be omitted entirely.

The prologue should use \texttt{%rax} to avoid unnecessarily saving XMM registers. This is especially important for integer only programs to prevent the initialization of the XMM unit.

\textsuperscript{24}This fact may be determined either by exploring types used by the \texttt{va\_arg} macro, or by the fact that the named arguments already are exhausted the argument registers entirely.
The va_list Type

The va_list type is an array containing a single element of one structure containing the necessary information to implement the va_arg macro. The C definition of va_list type is given in figure 3.34.

```c
typedef struct {
    unsigned int gp_offset;
    unsigned int fp_offset;
    void *overflow_arg_area;
    void *reg_save_area;
} va_list[1];
```

The va_start Macro

The va_start macro initializes the structure as follows:

reg_save_area The element points to the start of the register save area.
**overflow_arg_area** This pointer is used to fetch arguments passed on the stack. It is initialized with the address of the first argument passed on the stack, if any, and then always updated to point to the start of the next argument on the stack.

**gp_offset** The element holds the offset in bytes from `reg_save_area` to the place where the next available general purpose argument register is saved. In case all argument registers have been exhausted, it is set to the value 48 \((6 \times 8)\).

**fp_offset** The element holds the offset in bytes from `reg_save_area` to the place where the next available floating point argument register is saved. In case all argument registers have been exhausted, it is set to the value 304 \((6 \times 8 + 16 \times 16)\).

**The va_arg Macro**

The algorithm for the generic `va_arg(l, type)` implementation is defined as follows:

1. Determine whether `type` may be passed in the registers. If not go to step [7](#).

2. Compute `num_gp` to hold the number of general purpose registers needed to pass `type` and `num_fp` to hold the number of floating point registers needed.

3. Verify whether arguments fit into registers. In the case:

   \[
   l->gp_offset > 48 - num_gp \times 8
   \]

   or

   \[
   l->fp_offset > 304 - num_fp \times 16
   \]

   go to step [7](#).

4. Fetch `type` from `l->reg_save_area` with an offset of `l->gp_offset` and/or `l->fp_offset`. This may require copying to a temporary location in case the parameter is passed in different register classes or requires an alignment greater than 8 for general purpose registers and 16 for XMM registers.
5. Set:
   \[ l\rightarrow gp\_offset = l\rightarrow gp\_offset + \text{num}\_gp \times 8 \]
   \[ l\rightarrow fp\_offset = l\rightarrow fp\_offset + \text{num}\_fp \times 16. \]

6. Return the fetched type.

7. Align \( l\rightarrow\text{overflow}\_arg\_area \) upwards to a 16 byte boundary if alignment needed by type exceeds 8 byte boundary.

8. Fetch type from \( l\rightarrow\text{overflow}\_arg\_area \).

9. Set \( l\rightarrow\text{overflow}\_arg\_area \) to:
   \[ l\rightarrow\text{overflow}\_arg\_area + \text{sizeof(type)} \]

10. Align \( l\rightarrow\text{overflow}\_arg\_area \) upwards to an 8 byte boundary.

11. Return the fetched type.

The \textit{va\_arg} macro is usually implemented as a compiler builtin and expanded in simplified forms for each particular type. Figure 3.35 is a sample implementation of the \textit{va\_arg} macro.

\textbf{Figure 3.35: Sample Implementation of} \texttt{va\_arg(l, int)}

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>movl l\rightarrow gp_offset, %eax</td>
<td>Is register available?</td>
</tr>
<tr>
<td>cmpl $48, %eax</td>
<td>If not, use stack</td>
</tr>
<tr>
<td>jae stack</td>
<td></td>
</tr>
<tr>
<td>leal $8(%rax), %edx</td>
<td>Next available register</td>
</tr>
<tr>
<td>addq l\rightarrow reg_save_area, %rax</td>
<td>Address of saved register</td>
</tr>
<tr>
<td>movl %edx, l\rightarrow gp_offset</td>
<td>Update gp_offset</td>
</tr>
<tr>
<td>jmp fetch</td>
<td></td>
</tr>
<tr>
<td>stack: movq l\rightarrow overflow_arg_area, %rax</td>
<td>Address of stack slot</td>
</tr>
<tr>
<td>leaq 8(%rax), %rdx</td>
<td>Next available stack slot</td>
</tr>
<tr>
<td>movq %rdx, l\rightarrow overflow_arg_area</td>
<td>Update</td>
</tr>
<tr>
<td>fetch: movl (%rax), %eax</td>
<td>Load argument</td>
</tr>
</tbody>
</table>

AMD64 ABI Draft 0.95 – January 24, 2005 – 12:10
3.6 DWARF Definition

This section defines the Debug With Arbitrary Record Format (DWARF) debugging format for the AMD64 processor family. The AMD64 ABI does not define a debug format. However, all systems that do implement DWARF shall use the following definitions.

DWARF is a specification developed for symbolic, source-level debugging. The debugging information format does not favor the design of any compiler or debugger. For more information on DWARF, see DWARF Debugging Information Format, revision: Version 2.0.0, July 27, 1993, UNIX International, Program Languages SIG.

3.6.1 DWARF Release Number

The DWARF definition requires some machine-specific definitions. The register number mapping needs to be specified for the AMD64 registers. In addition, the DWARF Version 2 specification requires processor-specific address class codes to be defined.

3.6.2 DWARF Register Number Mapping

Table 3.36 outlines the register number mapping for the AMD64 processor family.

3.7 Stack Unwind Algorithm

The stack frames are not self descriptive and where stack unwinding is desirable (such as for exception handling) additional unwind information needs to be generated. The information is stored in an allocatable section .eh_frame whose format is identical to .debug_frame defined by the DWARF debug information standard, see DWARF Debugging Information Format, with the following extensions:

---

25 This section is structured in a way similar to the PowerPC psABI
26 The table defines Return Address to have a register number, even though the address is stored in $0(%rsp)$ and not in a physical register.
27 This document does not define mappings for privileged registers.
Figure 3.36: DWARF Register Number Mapping

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Number</th>
<th>Abbreviation</th>
</tr>
</thead>
<tbody>
<tr>
<td>General Purpose Register RAX</td>
<td>0</td>
<td>%rax</td>
</tr>
<tr>
<td>General Purpose Register RDX</td>
<td>1</td>
<td>%rdx</td>
</tr>
<tr>
<td>General Purpose Register RCX</td>
<td>2</td>
<td>%rcx</td>
</tr>
<tr>
<td>General Purpose Register RBX</td>
<td>3</td>
<td>%rbx</td>
</tr>
<tr>
<td>General Purpose Register RSI</td>
<td>4</td>
<td>%rsi</td>
</tr>
<tr>
<td>General Purpose Register RDI</td>
<td>5</td>
<td>%rdi</td>
</tr>
<tr>
<td>Frame Pointer Register RBP</td>
<td>6</td>
<td>%rbp</td>
</tr>
<tr>
<td>Stack Pointer Register RSP</td>
<td>7</td>
<td>%rsp</td>
</tr>
<tr>
<td>Extended Integer Registers 8-15</td>
<td>8-15</td>
<td>%r8-%r15</td>
</tr>
<tr>
<td>Return Address RA</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>SSE Registers 0–7</td>
<td>17-24</td>
<td>%xmm0-%xmm7</td>
</tr>
<tr>
<td>Extended SSE Registers 8–15</td>
<td>25-32</td>
<td>%xmm8-%xmm15</td>
</tr>
<tr>
<td>Floating Point Registers 0–7</td>
<td>33-40</td>
<td>%st0-%st7</td>
</tr>
<tr>
<td>MMX Registers 0–7</td>
<td>41-48</td>
<td>%mm0-%mm7</td>
</tr>
</tbody>
</table>
**Position independence**  In order to avoid load time relocations for position independent code, the FDE CIE offset pointer should be stored relative to the start of CIE table entry. Frames using this extension of the DWARF standard must set the CIE identifier tag to 1.

**Outgoing arguments area delta** To maintain the size of the temporarily allocated outgoing arguments area present on the end of the stack (when using push instructions), operation GNU_ARGS_SIZE (0x2e) can be used. This operation takes a single uleb128 argument specifying the current size. This information is used to adjust the stack frame when jumping into the exception handler of the function after unwinding the stack frame. Additionally the CIE Augmentation shall contain an exact specification of the encoding used. It is recommended to use a PC relative encoding whenever possible and adjust the size according to the code model used.

**CIE Augmentations:** The augmentation field is formatted according to the augmentation field formatting string stored in the CIE header.

The string may contain the following characters:

- **z** Indicates that a uleb128 is present determining the size of the augmentation section.
- **L** Indicates the encoding (and thus presence) of an LSDA pointer in the FDE augmentation. The data field consists of a single byte specifying the way pointers are encoded. It is a mask of the values specified by the table [3.37](#). The default DWARF2 pointer encoding (direct 4-byte absolute pointers) is represented by value 0.
- **R** Indicates a non-default pointer encoding for FDE code pointers. The formatting is represented by a single byte in the same way as in the ‘L’ command.
- **P** Indicates the presence and an encoding of a language personality routine in the CIE augmentation. The encoding is represented by a single byte in the same way as in the ‘L’ command followed by a pointer to the personality function encoded by the specified encoding.

When the augmentation is present, the first command must always be ‘z’ to allow easy skipping of the information.
Figure 3.37: Pointer encoding specification byte

<table>
<thead>
<tr>
<th>Mask</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x1</td>
<td>Values are stored as uleb128 or sleb128 type (according to flag 0x8)</td>
</tr>
<tr>
<td>0x2</td>
<td>Values are stored as 2 bytes wide integers (udata2 or sdata2)</td>
</tr>
<tr>
<td>0x3</td>
<td>Values are stored as 4 bytes wide integers (udata4 or sdata2)</td>
</tr>
<tr>
<td>0x4</td>
<td>Values are stored as 8 bytes wide integers (udata8 or sdata2)</td>
</tr>
<tr>
<td>0x8</td>
<td>Values are signed</td>
</tr>
<tr>
<td>0x10</td>
<td>Values are PC relative</td>
</tr>
<tr>
<td>0x20</td>
<td>Values are text section relative</td>
</tr>
<tr>
<td>0x30</td>
<td>Values are data section relative</td>
</tr>
<tr>
<td>0x40</td>
<td>Values are relative to the start of function</td>
</tr>
</tbody>
</table>

In order to simplify manipulation of the unwind tables, the runtime library provide higher level API to stack unwinding mechanism, for details see section 6.2.
Chapter 4

Object Files

4.1 ELF Header

4.1.1 Machine Information

For file identification in e_ident, the AMD64 architecture requires the following values.

<table>
<thead>
<tr>
<th>Position</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>e_ident[EI_CLASS]</td>
<td>ELFCLASS64</td>
</tr>
<tr>
<td>e_ident[EI_DATA]</td>
<td>ELFDATA2LSB</td>
</tr>
</tbody>
</table>

Processor identification resides in the ELF header’s e_machine member and must have the value EM_X86_64[

\[1\]The value of this identifier is 62.
4.2 Sections

4.2.1 Section Flags

In order to allow linking object files of different code models, it is necessary to provide for a way to differentiate those sections which may hold more than 2GB from those which may not. This is accomplished by defining a processor-specific section attribute flag for `sh_flags` (see Table 4.2).

<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHF_AMD64_LARGE</td>
<td>0x10000000</td>
</tr>
</tbody>
</table>

**SHF_AMD64_LARGE** If an object file section does not have this flag set, then it may not hold more than 2GB and can be freely referred to in objects using smaller code models. Otherwise, only objects using larger code models can refer to them. For example, a medium code model object can refer to data in a section that sets this flag besides being able to refer to data in a section that does not set it; likewise, a small code model object can refer only to code in a section that does not set this flag.

4.2.2 Section types

<table>
<thead>
<tr>
<th>sh_type name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHT_X86_64_UNWIND</td>
<td>0x70000001</td>
</tr>
</tbody>
</table>

**SHT_X86_64_UNWIND** This section contains unwind function table entries for stack unwinding. The contents are described in Section 4.2.4 of this document.
### 4.2.3 Special sections

#### Table 4.4: Special sections

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>.got</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC+SHF_WRITE</td>
</tr>
<tr>
<td>.plt</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC+SHF_EXECINSTR</td>
</tr>
<tr>
<td>.eh_frame</td>
<td>SHT_X86_64_UNWIND</td>
<td>SHF_ALLOC</td>
</tr>
</tbody>
</table>

- **.got** This section holds the global offset table.
- **.plt** This section holds the procedure linkage table.
- **.eh_frame** This section holds the unwind function table. The contents are described in Section 4.2.4 of this document.

The additional sections defined in table 4.5 are used by a system supporting the large code model.

#### Table 4.5: Additional special sections for the large code model

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>.lbss</td>
<td>SHT_NOBITS</td>
<td>SHF_ALLOC+SHF_WRITE+SHF_AMD64_LARGE</td>
</tr>
<tr>
<td>ldata</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC+SHF_WRITE+SHF_AMD64_LARGE</td>
</tr>
<tr>
<td>ldatal</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC+SHF_WRITE+SHF_AMD64_LARGE</td>
</tr>
<tr>
<td>lgot</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC+SHF_WRITE+SHF_AMD64_LARGE</td>
</tr>
<tr>
<td>lplt</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC+SHF_EXECINSTR+SHF_AMD64_LARGE</td>
</tr>
<tr>
<td>lrodata</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC+SHF_AMD64_LARGE</td>
</tr>
<tr>
<td>lrodata1</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC+SHF_AMD64_LARGE</td>
</tr>
<tr>
<td>ltext</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC+SHF_EXECINSTR+SHF_AMD64_LARGE</td>
</tr>
</tbody>
</table>

In order to enable static linking of objects using different code models, the following section ordering is suggested:
4.2.4 EH_FRAME sections

The call frame information needed for unwinding the stack is output in an ELF section(s) of type SHT_AMD64_UNWIND. In the simplest case there will be one such section per object file and it will be named .eh_frame. An .eh_frame section consists of one or more subsections. Each subsection contains a CIE (Common Information Entry) followed by varying number of FDEs (Frame Descriptor Entry). A FDE corresponds to an explicit or compiler generated function in a compilation unit, all FDEs can access the CIE that begins their subsection for data. If the code for a function is not one contiguous block, there will be a separate FDE for each contiguous sub-piece.

If an object file contains C++ template instantiations there shall be a separate CIE immediately preceding each FDE corresponding to an instantiation.

Using the preferred encoding specified below, the .eh_frame section can be entirely resolved at link time and thus can become part of the text segment.

EH_PE encoding below refers to the pointer encoding as specified in the enhanced LSB Chapter 7 for Eh_Frame_Hdr.
<table>
<thead>
<tr>
<th>Field</th>
<th>Length (byte)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Length</td>
<td>4</td>
<td>Length of the CIE (not including this 4-byte field)</td>
</tr>
<tr>
<td>CIE id</td>
<td>4</td>
<td>Value 0 for .eh_frame (used to distinguish CIEs and FDEs when scanning the section)</td>
</tr>
<tr>
<td>Version</td>
<td>1</td>
<td>Value One (1)</td>
</tr>
<tr>
<td>CIE Augmentation String</td>
<td>string</td>
<td>Null-terminated string with legal values being &quot;&quot; or 'z' optionally followed by single occurrences of 'P', 'L', or 'R' in any order. The presence of character(s) in the string dictates the content of field 8, the Augmentation Section. Each character has one or two associated operands in the AS (see table 4.7 for which ones). Operand order depends on position in the string ('z' must be first).</td>
</tr>
<tr>
<td>Code Align Factor</td>
<td>uleb128</td>
<td>To be multiplied with the &quot;Advance Location&quot; instructions in the Call Frame Instructions</td>
</tr>
<tr>
<td>Data Align Factor</td>
<td>sleb128</td>
<td>To be multiplied with all offsets in the Call Frame Instructions</td>
</tr>
<tr>
<td>Ret Address Reg</td>
<td>1/uleb128</td>
<td>A &quot;virtual&quot; register representation of the return address. In Dwarf V2, this is a byte, otherwise it is uleb128. It is a byte in gcc 3.3.x</td>
</tr>
<tr>
<td>Optional CIE Augmentation Section</td>
<td>varying</td>
<td>Present if Augmentation String in Augmentation Section field 4 is not 0. See table 4.7 for the content.</td>
</tr>
<tr>
<td>Optional Call Frame Instructions</td>
<td>varying</td>
<td></td>
</tr>
</tbody>
</table>

62

AMD64 ABI Draft 0.95 – January 24, 2005 – 12:10
Table 4.7: CIE augmentation section content

<table>
<thead>
<tr>
<th>Char</th>
<th>Operands</th>
<th>Length (byte)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>z</td>
<td>size</td>
<td>uleb128</td>
<td>Length of the remainder of the Augmentation Section</td>
</tr>
<tr>
<td>P</td>
<td>personality_enc</td>
<td>1</td>
<td>Encoding specifier - preferred value is a pc-relative, signed 4-byte</td>
</tr>
<tr>
<td></td>
<td>personality routine</td>
<td>(encoded)</td>
<td>Encoded pointer to personality routine (actually to the PLT entry for the personality routine)</td>
</tr>
<tr>
<td>R</td>
<td>code_enc</td>
<td>1</td>
<td>Non-default encoding for the code-pointers (FDE members initial_location and address_range and the operand for DW_CFA_set_loc) - preferred value is pc-relative, signed 4-byte</td>
</tr>
<tr>
<td>L</td>
<td>lsda_enc</td>
<td>1</td>
<td>FDE augmentation bodies may contain LSDA pointers. If so they are encoded as specified here - preferred value is pc-relative, signed 4-byte possibly indirect thru a GOT entry</td>
</tr>
</tbody>
</table>
Table 4.8: Frame Descriptor Entry (FDE)

<table>
<thead>
<tr>
<th>Field</th>
<th>Length (byte)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Length</td>
<td>4</td>
<td>Length of the FDE (not including this 4-byte field)</td>
</tr>
<tr>
<td>CIE pointer</td>
<td>4</td>
<td>Distance from this field to the nearest preceding CIE (the value is subtracted from the current address). This value can never be zero and thus can be used to distinguish CIE’s and FDE’s when scanning the .eh_frame section</td>
</tr>
<tr>
<td>Initial Location</td>
<td>var</td>
<td>Reference to the function code corresponding to this FDE. If ’R’ is missing from the CIE Augmentation String, the field is an 8-byte absolute pointer. Otherwise, the corresponding EH_PE encoding in the CIE Augmentation Section is used to interpret the reference</td>
</tr>
<tr>
<td>Address Range</td>
<td>var</td>
<td>Size of the function code corresponding to this FDE. If ’R’ is missing from the CIE Augmentation String, the field is an 8-byte unsigned number. Otherwise, the size is determined by the corresponding EH_PE encoding in the CIE Augmentation Section (the value is always absolute)</td>
</tr>
<tr>
<td>Optional FDE</td>
<td>var</td>
<td>Present if CIE Augmentation String is non-empty. See table 4.9 for the content.</td>
</tr>
<tr>
<td>Optional FDE Augmenta-</td>
<td>var</td>
<td>Section</td>
</tr>
<tr>
<td>Optional Call</td>
<td>var</td>
<td>Frame Instructions</td>
</tr>
</tbody>
</table>
Table 4.9: FDE augmentation section content

<table>
<thead>
<tr>
<th>Char</th>
<th>Operands</th>
<th>Length (byte)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>z</td>
<td>length</td>
<td>uleb128</td>
<td>Length of the remainder of the Augmentation Section</td>
</tr>
<tr>
<td>L</td>
<td>LSDA</td>
<td>var</td>
<td>LSDA pointer, encoded in the format specified by the corresponding operand in the CIE’s augmentation body. (only present if length &gt; 0).</td>
</tr>
</tbody>
</table>

The existance and size of the optional call frame instruction area must be computed based on the overall size and the offset reached while scanning the preceding fields of the CIE or FDE.

The overall size of a `.eh_frame` section is given in the ELF section header. The only way to determine the number of entries is to scan the section till the end and count.

### 4.3 Symbol Table

No changes required.

### 4.4 Relocation

#### 4.4.1 Relocation Types

The AMD64 ABI adds one additional field:
Figure 4.1: Relocatable Fields

<table>
<thead>
<tr>
<th>7</th>
<th>word8</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>word16</td>
<td>0</td>
</tr>
<tr>
<td>31</td>
<td>word32</td>
<td>0</td>
</tr>
<tr>
<td>63</td>
<td>word64</td>
<td>0</td>
</tr>
</tbody>
</table>

word8 This specifies a 8-bit field occupying 1 byte.

word16 This specifies a 16-bit field occupying 2 bytes with arbitrary byte alignment. These values use the same byte order as other word values in the AMD64 architecture.

word32 This specifies a 32-bit field occupying 4 bytes with arbitrary byte alignment. These values use the same byte order as other word values in the AMD64 architecture.

word64 This specifies a 64-bit field occupying 8 bytes with arbitrary byte alignment. These values use the same byte order as other word values in the AMD64 architecture.

The following notations are used for specifying relocations in table 4.10:

A Represents the addend used to compute the value of the relocatable field.

B Represents the base address at which a shared object has been loaded into memory during execution. Generally, a shared object is built with a 0 base virtual address, but the execution address will be different.

G Represents the offset into the global offset table at which the relocation entry’s symbol will reside during execution.
**GOT** Represents the address of the global offset table.

**L** Represents the place (section offset or address) of the Procedure Linkage Table entry for a symbol.

**P** Represents the place (section offset or address) of the storage unit being relocated (computed using $r_{offset}$).

**S** Represents the value of the symbol whose index resides in the relocation entry.

The AMD64 ABI architectures uses only Elf64_Rela relocation entries with explicit addends. The $r_{addend}$ member serves as the relocation addend.
<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
<th>Field</th>
<th>Calculation</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_X86_64_NONE</td>
<td>0</td>
<td>none</td>
<td>none</td>
</tr>
<tr>
<td>R_X86_64_64</td>
<td>1</td>
<td>word64</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_PC32</td>
<td>2</td>
<td>word32</td>
<td>$S + A - P$</td>
</tr>
<tr>
<td>R_X86_64_GOT32</td>
<td>3</td>
<td>word32</td>
<td>$G + A$</td>
</tr>
<tr>
<td>R_X86_64_PLT32</td>
<td>4</td>
<td>word32</td>
<td>$L + A - P$</td>
</tr>
<tr>
<td>R_X86_64_COPY</td>
<td>5</td>
<td>none</td>
<td>none</td>
</tr>
<tr>
<td>R_X86_64_GLOB_DAT</td>
<td>6</td>
<td>word64</td>
<td>$S$</td>
</tr>
<tr>
<td>R_X86_64_JUMP_SLOT</td>
<td>7</td>
<td>word64</td>
<td>$S$</td>
</tr>
<tr>
<td>R_X86_64_RELATIVE</td>
<td>8</td>
<td>word64</td>
<td>$B + A$</td>
</tr>
<tr>
<td>R_X86_64_GOTPCREL</td>
<td>9</td>
<td>word32</td>
<td>$G + GOT + A - P$</td>
</tr>
<tr>
<td>R_X86_64_32</td>
<td>10</td>
<td>word32</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_32S</td>
<td>11</td>
<td>word32</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_16</td>
<td>12</td>
<td>word16</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_PC16</td>
<td>13</td>
<td>word16</td>
<td>$S + A - P$</td>
</tr>
<tr>
<td>R_X86_64_8</td>
<td>14</td>
<td>word8</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_PC8</td>
<td>15</td>
<td>word8</td>
<td>$S + A - P$</td>
</tr>
<tr>
<td>R_X86_64_DPTMOD64</td>
<td>16</td>
<td>word64</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_DTOFF64</td>
<td>17</td>
<td>word64</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_TPOFF64</td>
<td>18</td>
<td>word64</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_TLSGD</td>
<td>19</td>
<td>word32</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_TLSLD</td>
<td>20</td>
<td>word32</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_DTOFF32</td>
<td>21</td>
<td>word32</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_GOTPOFF</td>
<td>22</td>
<td>word32</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_TPOFF32</td>
<td>23</td>
<td>word32</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_X86_64_PC64</td>
<td>24</td>
<td>word64</td>
<td>$S + A - P$</td>
</tr>
<tr>
<td>R_X86_64_GOTOFF64</td>
<td>25</td>
<td>word64</td>
<td>$S + A - GOT$</td>
</tr>
<tr>
<td>R_X86_64_GOTPC32</td>
<td>26</td>
<td>word32</td>
<td>GOT + A - P</td>
</tr>
</tbody>
</table>

The special semantics for most of these relocation types are identical to those
used for the Intel386 ABI.

The R_X86_64_GOTPCREL relocation has different semantics from the R_X86_64_GOT32 or equivalent i386 R_I386_GOTPC relocation. In particular, because the AMD64 architecture has an addressing mode relative to the instruction pointer, it is possible to load an address from the GOT using a single instruction. The calculation done by the R_X86_64_GOTPCREL relocation gives the difference between the location in the GOT where the symbol’s address is given and the location where the relocation is applied.

The R_X86_64_32 and R_X86_64_32S relocations truncate the computed value to 32-bits. The linker must verify that the generated value for the R_X86_64_32 (R_X86_64_32S) relocation zero-extends (sign-extends) to the original 64-bit value.

A program or object file using R_X86_64_8, R_X86_64_16, R_X86_64_PC16 or R_X86_64_PC8 relocations is not conformant to this ABI, these relocations are only added for documentation purposes. The R_X86_64_16, and R_X86_64_8 relocations truncate the computed value to 16-bits resp. 8-bits.

The relocations R_X86_64_DPTMOD64, R_X86_64_DTOFF64, R_X86_64_TPOFF64, R_X86_64_TLSGD, R_X86_64_TLSLD, R_X86_64_DTOFF32, R_X86_64_GOTPOFF and R_X86_64_TPOFF32 are listed for completeness. They are part of the Thread-Local Storage ABI extensions and are documented in the document called “ELF Handling for Thread-Local Storage”.

### 4.4.2 Large Models

In order to extend both the PLT and the GOT beyond 2GB, it is necessary to add appropriate relocation types to handle full 64-bit addressing. See figure

---

2Even though the AMD64 architecture supports IP-relative addressing modes, a GOT is still required since the offset from a particular instruction to a particular data item cannot be known by the static linker.

3Note that the AMD64 architecture assumes that offsets into GOT are 32-bit values, not 64-bit values. This choice means that a maximum of $2^{32}/8 = 2^{29}$ entries can be placed in the GOT. However, that should be more than enough for most programs. In the event that it is not enough, the linker could create multiple GOTs. Because 32-bit offsets are used, loads of global data do not require loading the offset into a displacement register; the base plus immediate displacement addressing form can be used.

4This document is currently available via [http://people.redhat.com/drepper/tls.pdf](http://people.redhat.com/drepper/tls.pdf)
Figure 4.2: Large model relocation types

<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
<th>Field</th>
<th>Calculation</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_X86_64_GOT64</td>
<td>27</td>
<td>word64</td>
<td>G + A</td>
</tr>
<tr>
<td>R_X86_64_GOTPCREL64</td>
<td>28</td>
<td>word64</td>
<td>G + GOT - P + A</td>
</tr>
<tr>
<td>R_X86_64_GOTPC64</td>
<td>29</td>
<td>word64</td>
<td>GOT - P + A</td>
</tr>
<tr>
<td>R_X86_64_GOTPLT64</td>
<td>30</td>
<td>word64</td>
<td>G + A</td>
</tr>
<tr>
<td>R_X86_64_PLTOFF64</td>
<td>31</td>
<td>word64</td>
<td>L - GOT + A</td>
</tr>
</tbody>
</table>
Chapter 5

Program Loading and Dynamic Linking

5.1 Program Loading

Program loading is a process of mapping file segments to virtual memory segments. For efficient mapping executable and shared object files must have segments whose file offsets and virtual addresses are congruent modulo the page size.

To save space the file page holding the last page of the text segment may also contain the first page of the data segment. The last data page may contain file information not relevant to the running process. Logically, the system enforces the memory permissions as if each segment were complete and separate; segments’ addresses are adjusted to ensure each logical page in the address space has a single set of permissions. In the example above, the region of the file holding the end of text and the beginning of data will be mapped twice: at one virtual address for text and at a different virtual address for data.

The end of the data segment requires special handling for uninitialized data, which the system defines to begin with zero values. Thus if a file’s last data page includes information not in the logical memory page, the extraneous data must be set to zero, not the unknown contents of the executable file. “Impurities” in the other three pages are not logically part of the process image; whether the system expunges them is unspecified.

One aspect of segment loading differs between executable files and shared objects. Executable file segments typically contain absolute code (see section 3.5).
“Coding Examples”). To let the process execute correctly, the segments must reside at the virtual addresses used to build the executable file. Thus the system uses the \texttt{p_vaddr} values unchanged as virtual addresses.

On the other hand, shared object segments typically contain position-independent code. This lets a segments virtual address change from one process to another, without invalidating execution behavior. Though the system chooses virtual addresses for individual processes, it maintains the segments’ relative positions. Because position-independent code uses relative addressing between segments, the difference between virtual addresses in memory must match the difference between virtual addresses in the file.

### 5.1.1 Program header

The following AMD64 program header types are defined:

<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>PT_GNU_EH_FRAME</td>
<td>0x6474e550</td>
</tr>
<tr>
<td>PT_SUNW_UNWIND</td>
<td>0x6474e550</td>
</tr>
</tbody>
</table>

\texttt{PT\_GNU\_EH\_FRAME} and \texttt{PT\_SUNW\_UNWIND} The segment contains the stack unwind tables. See Section 4.2.4 of this document. \footnote{The value for these program headers have been placed in the \texttt{PT\_LOOS} and \texttt{PT\_HIOS} (os specific range) in order to adapt to the existing GNU implementation. New OS’s wanting to agree on these program header should also add it into their OS specific range.}

### 5.2 Dynamic Linking

**Dynamic Section**

Dynamic section entries give information to the dynamic linker. Some of this information is processor-specific, including the interpretation of some entries in the dynamic structure.
**Global Offset Table (GOT)**

Position-independent code cannot, in general, contain absolute virtual addresses. Global offset tables hold absolute addresses in private data, thus making the addresses available without compromising the position-independence and sharability of a program's text. A program references its global offset table using position-independent addressing and extracts absolute values, thus redirecting position-independent references to absolute locations.

If a program requires direct access to the absolute address of a symbol, that symbol will have a global offset table entry. Because the executable file and shared objects have separate global offset tables, a symbol’s address may appear in several tables. The dynamic linker processes all the global offset table relocations before giving control to any code in the process image, thus ensuring the absolute addresses are available during execution.

The tables first entry (number zero) is reserved to hold the address of the dynamic structure, referenced with the symbol `_DYNAMIC`. This allows a program, such as the dynamic linker, to find its own dynamic structure without having yet processed its relocation entries. This is especially important for the dynamic linker, because it must initialize itself without relying on other programs to relocate its memory image. On the AMD64 architecture, entries one and two in the global offset table also are reserved.

The global offset table contains 64-bit addresses.

For the large models the GOT is allowed to be up to 16EB in size.

---

The symbol `_GLOBAL_OFFSET_TABLE_` may reside in the middle of the `.got` section, allowing both negative and non-negative “subscripts” into the array of addresses.

**Function Addresses**

References to the address of a function from an executable file and the shared objects associated with it might not resolve to the same value. References from
within shared objects will normally be resolved by the dynamic linker to the virtual address of the function itself. References from within the executable file to a function defined in a shared object will normally be resolved by the link editor to the address of the procedure linkage table entry for that function within the executable file.

To allow comparisons of function addresses to work as expected, if an executable file references a function defined in a shared object, the link editor will place the address of the procedure linkage table entry for that function in its associated symbol table entry. This will result in symbol table entries with section index of `SHN_UNDEF` but a type of `STT_FUNC` and a non-zero `st_value`. A reference to the address of a function from within a shared library will be satisfied by such a definition in the executable.

Some relocations are associated with procedure linkage table entries. These entries are used for direct function calls rather than for references to function addresses. These relocations do not use the special symbol value described above. Otherwise a very tight endless loop would be created.

**Procedure Linkage Table**

Much as the global offset table redirects position-independent address calculations to absolute locations, the procedure linkage table redirects position-independent function calls to absolute locations. The link editor cannot resolve execution transfers (such as function calls) from one executable or shared object to another. Consequently, the link editor arranges to have the program transfer control to entries in the procedure linkage table. On the AMD64 architecture, procedure linkage tables reside in shared text, but they use addresses in the private global offset table. The dynamic linker determines the destinations’ absolute addresses and modifies the global offset table’s memory image accordingly. The dynamic linker thus can redirect the entries without compromising the position-independence and shareability of the program’s text. Executable files and shared object files have separate procedure linkage tables. Unlike Intel386 ABI, this ABI uses the same procedure linkage table for both programs and shared objects (see figure 5.2).
Following the steps below, the dynamic linker and the program “cooperate” to resolve symbolic references through the procedure linkage table and the global offset table.

1. When first creating the memory image of the program, the dynamic linker sets the second and the third entries in the global offset table to special values. Steps below explain more about these values.

2. Each shared object file in the process image has its own procedure linkage table, and control transfers to a procedure linkage table entry only from within the same object file.

3. For illustration, assume the program calls `name1`, which transfers control to the label `.PLT1`.

4. The first instruction jumps to the address in the global offset table entry for `name1`. Initially the global offset table holds the address of the following `pushq` instruction, not the real address of `name1`.

5. Now the program pushes a relocation index (`index`) on the stack. The relocation index is a 32-bit, non-negative index into the relocation table addressed by the `DT_JMPREL` dynamic section entry. The designated relocation entry will have type `R_X86_64_JUMP_SLOT`, and its offset will specify the
global offset table entry used in the previous \texttt{jmp} instruction. The relocation entry contains a symbol table index that will reference the appropriate symbol, \texttt{name1} in the example.

6. After pushing the relocation index, the program then jumps to \texttt{.PLT0}, the first entry in the procedure linkage table. The \texttt{pushq} instruction places the value of the second global offset table entry (GOT+8) on the stack, thus giving the dynamic linker one word of identifying information. The program then jumps to the address in the third global offset table entry (GOT+16), which transfers control to the dynamic linker.

7. When the dynamic linker receives control, it unwinds the stack, looks at the designated relocation entry, finds the symbol’s value, stores the “real” address for \texttt{name1} in its global offset table entry, and transfers control to the desired destination.

8. Subsequent executions of the procedure linkage table entry will transfer directly to \texttt{name1}, without calling the dynamic linker a second time. That is, the \texttt{jmp} instruction at \texttt{.PLT1} will transfer to \texttt{name1}, instead of “falling through” to the \texttt{pushq} instruction.

The \texttt{LD\_BIND\_NOW} environment variable can change the dynamic linking behavior. If its value is non-null, the dynamic linker evaluates procedure linkage table entries before transferring control to the program. That is, the dynamic linker processes relocation entries of type \texttt{R\_X86\_64\_JUMP\_SLOT} during process initialization. Otherwise, the dynamic linker evaluates procedure linkage table entries lazily, delaying symbol resolution and relocation until the first execution of a table entry.

\textbf{Large Models}

In the small and medium code models the size of both the PLT and the GOT is limited by the maximum 32-bit displacement size. Consequently, the base of the PLT and the top of the GOT can be at most 2GB apart.

Therefore, in order to support the available addressing space of 16EB, it is necessary to extend both the PLT and the GOT. Moreover, the PLT needs to support the GOT being over 2GB away and the GOT can be over 2GB in size.\footnote{\textit{If it is determined that the base of the PLT is within 2GB of the top of the GOT, it is also allowed to use the same PLT layout for a large code model object as that of the small and medium code models.}}
The PLT is extended as shown in figure 5.3 with the assumption that the GOT address is in %r15. 

Figure 5.3: Final large code model PLT

```
.PLTO:    pushq    8(%r15)    # GOT[1]
        jmpq     *16(%r15)    # GOT[2]
        rep
        rep
        rep
        nop
        rep
        rep
        rep
        nop

.PLTO:    movabs    $name1@GOT,%r11    # 16 bytes from .PLTO
             jmp    *($r11,%r15)

.PLTOa:   pushq    $index1    # "call" dynamic linker
             jmp    .PLTO

.PLTO:    ...    # 21 bytes from .PLTO

.PLTOx:   movabs    $namex@GOT,%r11    # 102261125th entry
             jmp    *($r11,%r15)

.PLTOxa:  pushq    $indexx
             pushq    8(%r15)    # repeat .PLTO code
             jmpq     *16(%r15)

.PLTO:    ...    # 27 bytes from .PLTOx
```

This way, for the first 102261125 entries, each PLT entry besides .PLTO uses only 21 bytes. Afterwards, the PLT entry code changes by repeating that of .PLTO, when each PLT entry is 27 bytes long. Notice that any alignment consideration is dropped in order to keep the PLT size down.

Each extended PLT entry is thus 5 to 11 bytes larger than the small and medium code model PLT entries.

The functionality of entry .PLTO remains unchanged from the small and medium code model PLT entries.

Note that the symbol index is still limited to 32 bits, which would allow for up to 4G global and external functions.

Typically, UNIX compilers support two types of PLT, generally through the options -fPIC and -fPIC. When building position-independent objects using

3See Function Prologue.
the large code model, only \texttt{-fPIC} is allowed. Using the option \texttt{-fpic} with the large code model remains reserved for future use.

5.2.1 Program Interpreter

There is one valid program interpreter for programs conforming to the AMD64 ABI:

\begin{verbatim}
/lib/ld64.so.1
\end{verbatim}

However, Linux puts this in

\begin{verbatim}
/lib64/ld-linux-x86-64.so.2
\end{verbatim}

5.2.2 Initialization and Termination Functions

The implementation is responsible for executing the initialization functions specified by \texttt{DT_INIT}, \texttt{DT_INIT_ARRAY}, and \texttt{DT_PREINIT_ARRAY} entries in the executable file and shared object files for a process, and the termination (or finalization) functions specified by \texttt{DT_FINI} and \texttt{DT_FINI_ARRAY}, as specified by the System V ABI. The user program plays no further part in executing the initialization and termination functions specified by these dynamic tags.
Chapter 6

Libraries

A further review of the Intel386 ABI is needed.

6.1 C Library

6.1.1 Global Data Symbols
The symbols _fp_hw, __flt_rounds and __huge_val are not provided by the AMD64 ABI.

6.1.2 Floating Point Environment Functions
ISO C 99 defines the floating point environment functions from <fenv.h>. Since AMD64 has two floating point units with separate control words, the programming environment has to keep the control values in sync. On the other hand this means that routines accessing the control words only need to access one unit, and the SSE unit is the unit that should be accessed in these cases. The function fegetround therefore only needs to report the rounding value of the SSE unit and can ignore the x87 unit.
6.2 Unwind Library Interface

This section defines the Unwind Library interface[^1] expected to be provided by any AMD64 pABI-compliant system. This is the interface on which the C++ ABI exception-handling facilities are built. We assume as a basis the Call Frame Information tables described in the DWARF Debugging Information Format document.

This section is meant to specify a language-independent interface that can be used to provide higher level exception-handling facilities such as those defined by C++.

The unwind library interface consists of at least the following routines:

- `_Unwind_RaiseException`
- `_Unwind_Resume`
- `_Unwind_DeleteException`
- `_Unwind_GetGR`
- `_Unwind_SetGR`
- `_Unwind_GetIP`
- `_Unwind_SetIP`
- `_Unwind_GetRegionStart`
- `_Unwind_GetLanguageSpecificData`
- `_Unwind_ForcedUnwind`
- `_Unwind_GetCFA`

In addition, two datatypes are defined (`_Unwind_Context` and `_Unwind_Exception`) to interface a calling runtime (such as the C++ runtime) and the above routine. All routines and interfaces behave as if defined `extern "C"`. In particular, the names are not mangled. All names defined as part of this interface have a "_Unwind_" prefix.

Lastly, a language and vendor specific personality routine will be stored by the compiler in the unwind descriptor for the stack frames requiring exception processing. The personality routine is called by the unwinder to handle language-specific tasks such as identifying the frame handling a particular exception.

[^1]: The overall structure and the external interface is derived from the IA-64 UNIX System V ABI
6.2.1 Exception Handler Framework

Reasons for Unwinding

There are two major reasons for unwinding the stack:

- exceptions, as defined by languages that support them (such as C++)
- “forced” unwinding (such as caused by `longjmp` or thread termination).

The interface described here tries to keep both similar. There is a major difference, however.

- In the case where an exception is thrown, the stack is unwound while the exception propagates, but it is expected that the personality routine for each stack frame knows whether it wants to catch the exception or pass it through. This choice is thus delegated to the personality routine, which is expected to act properly for any type of exception, whether “native” or “foreign”. Some guidelines for “acting properly” are given below.

- During “forced unwinding”, on the other hand, an external agent is driving the unwinding. For instance, this can be the `longjmp` routine. This external agent, not each personality routine, knows when to stop unwinding. The fact that a personality routine is not given a choice about whether unwinding will proceed is indicated by the `_UA_FORCE_UNWIND` flag.

To accommodate these differences, two different routines are proposed. `_Unwind_RaiseException` performs exception-style unwinding, under control of the personality routines. `_Unwind_ForcedUnwind`, on the other hand, performs unwinding, but gives an external agent the opportunity to intercept calls to the personality routine. This is done using a proxy personality routine, that intercepts calls to the personality routine, letting the external agent override the defaults of the stack frame’s personality routine.

As a consequence, it is not necessary for each personality routine to know about any of the possible external agents that may cause an unwind. For instance, the C++ personality routine need deal only with C++ exceptions (and possibly disguising foreign exceptions), but it does not need to know anything specific about unwinding done on behalf of `longjmp` or pthreads cancellation.
The Unwind Process

The standard ABI exception handling/unwind process begins with the raising of an exception, in one of the forms mentioned above. This call specifies an exception object and an exception class.

The runtime framework then starts a two-phase process:

- In the search phase, the framework repeatedly calls the personality routine, with the _UA_SEARCH_PHASE flag as described below, first for the current %rip and register state, and then unwinding a frame to a new %rip at each step, until the personality routine reports either success (a handler found in the queried frame) or failure (no handler) in all frames. It does not actually restore the unwound state, and the personality routine must access the state through the API.

- If the search phase reports a failure, e.g. because no handler was found, it will call terminate() rather than commence phase 2.

If the search phase reports success, the framework restarts in the cleanup phase. Again, it repeatedly calls the personality routine, with the _UA_CLEANUP_PHASE flag as described below, first for the current %rip and register state, and then unwinding a frame to a new %rip at each step, until it gets to the frame with an identified handler. At that point, it restores the register state, and control is transferred to the user landing pad code.

Each of these two phases uses both the unwind library and the personality routines, since the validity of a given handler and the mechanism for transferring control to it are language-dependent, but the method of locating and restoring previous stack frames is language-independent.

A two-phase exception-handling model is not strictly necessary to implement C++ language semantics, but it does provide some benefits. For example, the first phase allows an exception-handling mechanism to dismiss an exception before stack unwinding begins, which allows resumptive exception handling (correcting the exceptional condition and resuming execution at the point where it was raised). While C++ does not support resumptive exception handling, other languages do, and the two-phase model allows C++ to coexist with those languages on the stack.

Note that even with a two-phase model, we may execute each of the two phases more than once for a single exception, as if the exception was being thrown more than once. For instance, since it is not possible to determine if a given catch clause will rethrow or not without executing it, the exception propagation effectively
stops at each catch clause, and if it needs to restart, restarts at phase 1. This process is not needed for destructors (cleanup code), so the phase 1 can safely process all destructor-only frames at once and stop at the next enclosing catch clause.

For example, if the first two frames unwound contain only cleanup code, and the third frame contains a C++ catch clause, the personality routine in phase 1, does not indicate that it found a handler for the first two frames. It must do so for the third frame, because it is unknown how the exception will propagate out of this third frame, e.g. by rethrowing the exception or throwing a new one in C++.

The API specified by the AMD64 psABI for implementing this framework is described in the following sections.

6.2.2 Data Structures

Reason Codes

The unwind interface uses reason codes in several contexts to identify the reasons for failures or other actions, defined as follows:

```c
typedef enum {
    _URC_NO_REASON = 0,
    _URC_FOREIGN_EXCEPTION_CAUGHT = 1,
    _URC_FATAL_PHASE2_ERROR = 2,
    _URC_FATAL_PHASE1_ERROR = 3,
    _URC_NORMAL_STOP = 4,
    _URC_END_OF_STACK = 5,
    _URC_HANDLER_FOUND = 6,
    _URC_INSTALL_CONTEXT = 7,
    _URC_CONTINUE_UNWIND = 8
} _Unwind_Reason_Code;
```

The interpretations of these codes are described below.

Exception Header

The unwind interface uses a pointer to an exception header object as its representation of an exception being thrown. In general, the full representation of an exception object is language- and implementation-specific, but it will be prefixed by a header understood by the unwind interface, defined as follows:
typedef void (*_Unwind_Exception_Cleanup_Fn)(
    _Unwind_Reason_Code reason,
    struct _Unwind_Exception *exc);

struct _Unwind_Exception {
    uint64 exception_class;
    _Unwind_Exception_Cleanup_Fn exception_cleanup;
    uint64 private_1;
    uint64 private_2;
};

An _Unwind_Exception object must be eight-byte aligned. The first two fields are set by user code prior to raising the exception, and the latter two should never be touched except by the runtime.

The exception_class field is a language- and implementation-specific identifier of the kind of exception. It allows a personality routine to distinguish between native and foreign exceptions, for example. By convention, the high 4 bytes indicate the vendor (for instance AMD\0), and the low 4 bytes indicate the language. For the C++ ABI described in this document, the low four bytes are C++\0.

The exception_cleanup routine is called whenever an exception object needs to be destroyed by a different runtime than the runtime which created the exception object, for instance if a Java exception is caught by a C++ catch handler. In such a case, a reason code (see above) indicates why the exception object needs to be deleted:

_URC_FOREIGN_EXCEPTION_CAUGHT = 1 This indicates that a different runtime caught this exception. Nested foreign exceptions, or rethrowing a foreign exception, result in undefined behavior.

_URC_FATAL_PHASE1_ERROR = 3 The personality routine encountered an error during phase 1, other than the specific error codes defined.

_URC_FATAL_PHASE2_ERROR = 2 The personality routine encountered an error during phase 2, for instance a stack corruption.

Normally, all errors should be reported during phase 1 by returning from _Unwind_RaiseException. However, landing pad code could cause stack corruption between phase 1 and phase 2. For a C++ exception, the runtime should call terminate() in that case.
The private unwinder state (private_1 and private_2) in an exception object should be neither read by nor written to by personality routines or other parts of the language-specific runtime. It is used by the specific implementation of the unwinder on the host to store internal information, for instance to remember the final handler frame between unwinding phases.

In addition to the above information, a typical runtime such as the C++ runtime will add language-specific information used to process the exception. This is expected to be a contiguous area of memory after the _Unwind_Exception object, but this is not required as long as the matching personality routines know how to deal with it, and the exception_cleanup routine de-allocates it properly.

Unwind Context

The _Unwind_Context type is an opaque type used to refer to a system-specific data structure used by the system unwinder. This context is created and destroyed by the system, and passed to the personality routine during unwinding.

```c
struct _Unwind_Context
```

6.2.3 Throwing an Exception

_Unwind_RaiseException

_Unwind_Reason_Code _Unwind_RaiseException
( struct _Unwind_Exception *exception_object );

Raise an exception, passing along the given exception object, which should have its exception_class and exception_cleanup fields set. The exception object has been allocated by the language-specific runtime, and has a language-specific format, except that it must contain an _Unwind_Exception struct (see Exception Header above). _Unwind_RaiseException does not return, unless an error condition is found (such as no handler for the exception, bad stack format, etc.). In such a case, an _Unwind_Reason_Code value is returned.

Possibilities are:

_UNRC_END_OF_STACK The unwinder encountered the end of the stack during phase 1, without finding a handler. The unwind runtime will not have modi-
fied the stack. The C++ runtime will normally call uncaught_exception() in this case.

_URC_FATAL_PHASE1_ERROR_ The unwinder encountered an unexpected error during phase 1, e.g. stack corruption. The unwind runtime will not have modified the stack. The C++ runtime will normally call terminate() in this case.

If the unwinder encounters an unexpected error during phase 2, it should return _URC_FATAL_PHASE2_ERROR to its caller. In C++, this will usually be __cxa_throw, which will call terminate().

The unwind runtime will likely have modified the stack (e.g. popped frames from it) or register context, or landing pad code may have corrupted them. As a result, the the caller of _Unwind_RaiseException can make no assumptions about the state of its stack or registers.

_UUnwind_ForcedUnwind_

typedef _Unwind_Reason_Code (*_Unwind_Stop_Fn) (int version,
   _Unwind_Action actions,
   uint64 exceptionClass,
   struct _Unwind_Exception *exceptionObject,
   struct _Unwind_Context *context,
   void *stop_parameter);

_Unwind_Reason_Code_Unwind_ForcedUnwind ( struct _Unwind_Exception *exception_object,
   _Unwind_Stop_Fn stop,
   void *stop_parameter );

Raise an exception for forced unwinding, passing along the given exception object, which should have its exception_class and exception_cleanup fields set. The exception object has been allocated by the language-specific runtime, and has a language-specific format, except that it must contain an _Unwind_Exception struct (see Exception Header above).

Forced unwinding is a single-phase process (phase 2 of the normal exception-handling process). The stop and stop_parameter parameters control the termination of the unwind process, instead of the usual personality routine query. The stop function parameter is called for each unwind frame, with the pa-
rameters described for the usual personality routine below, plus an additional stop_parameter.

When the stop function identifies the destination frame, it transfers control (according to its own, unspecified, conventions) to the user code as appropriate without returning, normally after calling _Unwind_DeleteException. If not, it should return an _Unwind_Reason_Code value as follows:

**_URC_NO_REASON**  This is not the destination frame. The unwind runtime will call the frame’s personality routine with the _UA_FORCE_UNWIND and _UA_CLEANUP_PHASE flags set in actions, and then unwind to the next frame and call the stop function again.

**_URC_END_OF_STACK**  In order to allow _Unwind_ForcedUnwind to perform special processing when it reaches the end of the stack, the unwind runtime will call it after the last frame is rejected, with a NULL stack pointer in the context, and the stop function must catch this condition (i.e. by noticing the NULL stack pointer). It may return this reason code if it cannot handle end-of-stack.

**_URC_FATAL_PHASE2_ERROR**  The stop function may return this code for other fatal conditions, e.g. stack corruption.

If the stop function returns any reason code other than _URC_NO_REASON, the stack state is indeterminate from the point of view of the caller of _Unwind_ForcedUnwind. Rather than attempt to return, therefore, the unwind library should return _URC_FATAL_PHASE2_ERROR to its caller.

**Example: longjmp_unwind()**

The expected implementation of longjmp_unwind() is as follows. The setjmp() routine will have saved the state to be restored in its customary place, including the frame pointer. The longjmp_unwind() routine will call _Unwind_ForcedUnwind with a stop function that compares the frame pointer in the context record with the saved frame pointer. If equal, it will restore the setjmp() state as customary, and otherwise it will return _URC_NO_REASON or _URC_END_OF_STACK.

If a future requirement for two-phase forced unwinding were identified, an alternate routine could be defined to request it, and an actions parameter flag defined to support it.
_Unwind_Resume

void _Unwind_Resume
    (struct _Unwind_Exception *exception_object);

Resume propagation of an existing exception e.g. after executing cleanup code
in a partially unwound stack. A call to this routine is inserted at the end of a
landing pad that performed cleanup, but did not resume normal execution. It
causes unwinding to proceed further.

_Unwind_Resume should not be used to implement rethrowing. To the un-
winding runtime, the catch code that rethrows was a handler, and the previous
unwinding session was terminated before entering it. Rethrowing is implemented
by calling _Unwind_RaiseException again with the same exception object.

This is the only routine in the unwind library which is expected to be called
directly by generated code: it will be called at the end of a landing pad in a
"landing-pad" model.

6.2.4 Exception Object Management

_Unwind_DeleteException

void _Unwind_DeleteException
    (struct _Unwind_Exception *exception_object);

Deletes the given exception object. If a given runtime resumes normal execu-
tion after catching a foreign exception, it will not know how to delete that excep-
tion. Such an exception will be deleted by calling _Unwind_DeleteException.
This is a convenience function that calls the function pointed to by the exception_cleanup
field of the exception header.

6.2.5 Context Management

These functions are used for communicating information about the unwind con-
text (i.e. the unwind descriptors and the user register state) between the unwind
library and the personality routine and landing pad. They include routines to read
or set the context record images of registers in the stack frame corresponding to a
given unwind context, and to identify the location of the current unwind descrip-
tors and unwind frame.
Unwind_GetGR

uint64 _Unwind_GetGR
(struct _Unwind_Context *context, int index);

This function returns the 64-bit value of the given general register. The register
is identified by its index as given in 3.36.

During the two phases of unwinding, no registers have a guaranteed value.

Unwind_SetGR

void _Unwind_SetGR
(struct _Unwind_Context *context,
 int index,
 uint64 new_value);

This function sets the 64-bit value of the given register, identified by its index
as for _Unwind_GetGR.

The behavior is guaranteed only if the function is called during phase 2 of
unwinding, and applied to an unwind context representing a handler frame, for
which the personality routine will return _URC_INSTALL_CONTEXT. In that
case, only registers %rdi, %rsi, %rdx, %rcx should be used. These scratch
registers are reserved for passing arguments between the personality routine and
the landing pads.

Unwind_GetIP

uint64 _Unwind_GetIP
(struct _Unwind_Context *context);

This function returns the 64-bit value of the instruction pointer (IP).

During unwinding, the value is guaranteed to be the address of the instruction
immediately following the call site in the function identified by the unwind con-
text. This value may be outside of the procedure fragment for a function call that
is known to not return (such as _Unwind_Resume).

Unwind_SetIP

void _Unwind_SetIP
(struct _Unwind_Context *context,
 uint64 new_value);

This function sets the value of the instruction pointer (IP) for the routine iden-
tified by the unwind context.
The behavior is guaranteed only when this function is called for an unwind context representing a handler frame, for which the personality routine will return _URC_INSTALLCONTEXT. In this case, control will be transferred to the given address, which should be the address of a landing pad.

_Unwind_GetLanguageSpecificData

uint64 _Unwind_GetLanguageSpecificData
(struct _Unwind_Context *context);

This routine returns the address of the language-specific data area for the current stack frame.

This routine is not strictly required: it could be accessed through _Unwind_GetIP using the documented format of the DWARF Call Frame Information Tables, but since this work has been done for finding the personality routine in the first place, it makes sense to cache the result in the context. We could also pass it as an argument to the personality routine.

_Unwind_GetRegionStart

uint64 _Unwind_GetRegionStart
(struct _Unwind_Context *context);

This routine returns the address of the beginning of the procedure or code fragment described by the current unwind descriptor block.

This information is required to access any data stored relative to the beginning of the procedure fragment. For instance, a call site table might be stored relative to the beginning of the procedure fragment that contains the calls. During unwinding, the function returns the start of the procedure fragment containing the call site in the current stack frame.

_Unwind_GetCFA

uint64 _Unwind_GetCFA
(struct _Unwind_Context *context);

This function returns the 64-bit Canonical Frame Address which is defined as the value of %rsp at the call site in the previous frame. This value is guaranteed to be correct any time the context has been passed to a personality routine or a stop function.
### 6.2.6 Personality Routine

```c
_Unwind_Reason_Code (*__personality_routine)(
  int version,
  _Unwind_Action actions,
  uint64 exceptionClass,
  struct _Unwind_Exception *exceptionObject,
  struct _Unwind_Context *context);
```

The personality routine is the function in the C++ (or other language) run-time library which serves as an interface between the system unwind library and language-specific exception handling semantics. It is specific to the code fragment described by an unwind info block, and it is always referenced via the pointer in the unwind info block, and hence it has no psABI-specified name.

#### Parameters

The personality routine parameters are as follows:

- **version**  Version number of the unwinding runtime, used to detect a mis-match between the unwinder conventions and the personality routine, or to provide backward compatibility. For the conventions described in this document, version will be 1.

- **actions** Indicates what processing the personality routine is expected to perform, as a bit mask. The possible actions are described below.

- **exceptionClass** An 8-byte identifier specifying the type of the thrown exception. By convention, the high 4 bytes indicate the vendor (for instance AMD\0), and the low 4 bytes indicate the language. For the C++ ABI described in this document, the low four bytes are C++\0. This is not a null-terminated string. Some implementations may use no null bytes.

- **exceptionObject** The pointer to a memory location recording the necessary information for processing the exception according to the semantics of a given language (see the Exception Header section above).

- **context** Unwinder state information for use by the personality routine. This is an opaque handle used by the personality routine in particular to access the frame’s registers (see the Unwind Context section above).
**return value** The return value from the personality routine indicates how further unwind should happen, as well as possible error conditions. See the following section.

**Personality Routine Actions**

The actions argument to the personality routine is a bitwise OR of one or more of the following constants:

```c
typedef int _Unwind_Action;
const _Unwind_Action _UA_SEARCH_PHASE = 1;
const _Unwind_Action _UA_CLEANUP_PHASE = 2;
const _Unwind_Action _UA_HANDLER_FRAME = 4;
const _Unwind_Action _UA_FORCE_UNWIND = 8;
```

- **_UA_SEARCH_PHASE** Indicates that the personality routine should check if the current frame contains a handler, and if so return _URC_HANDLER_FOUND, or otherwise return _URC_CONTINUE_UNWIND. _UA_SEARCH_PHASE cannot be set at the same time as _UA_CLEANUP_PHASE.

- **_UA_CLEANUP_PHASE** Indicates that the personality routine should perform cleanup for the current frame. The personality routine can perform this cleanup itself, by calling nested procedures, and return _URC_CONTINUE_UNWIND. Alternatively, it can setup the registers (including the IP) for transferring control to a "landing pad", and return _URC_INSTALL_CONTEXT.

- **_UA_HANDLER_FRAME** During phase 2, indicates to the personality routine that the current frame is the one which was flagged as the handler frame during phase 1. The personality routine is not allowed to change its mind between phase 1 and phase 2, i.e. it must handle the exception in this frame in phase 2.

- **_UA_FORCE_UNWIND** During phase 2, indicates that no language is allowed to "catch" the exception. This flag is set while unwinding the stack for longjmp or during thread cancellation. User-defined code in a catch clause may still be executed, but the catch clause must resume unwinding with a call to _Unwind_Resume when finished.
Transferring Control to a Landing Pad

If the personality routine determines that it should transfer control to a landing pad (in phase 2), it may set up registers (including IP) with suitable values for entering the landing pad (e.g. with landing pad parameters), by calling the context management routines above. It then returns _URC_INSTALL_CONTEXT.

Prior to executing code in the landing pad, the unwind library restores registers not altered by the personality routine, using the context record, to their state in that frame before the call that threw the exception, as follows. All registers specified as callee-saved by the base ABI are restored, as well as scratch registers %rdi, %rsi, %rdx, %rcx (see below). Except for those exceptions, scratch (or caller-saved) registers are not preserved, and their contents are undefined on transfer.

The landing pad can either resume normal execution (as, for instance, at the end of a C++ catch), or resume unwinding by calling _Unwind_Resume and passing it the exceptionObject argument received by the personality routine. _Unwind_Resume will never return.

_Unwind_Resume should be called if and only if the personality routine did not return _Unwind_HANDLER_FOUND during phase 1. As a result, the unwinder can allocate resources (for instance memory) and keep track of them in the exception object reserved words. It should then free these resources before transferring control to the last (handler) landing pad. It does not need to free the resources before entering non-handler landing-pads, since _Unwind_Resume will ultimately be called.

The landing pad may receive arguments from the runtime, typically passed in registers set using _Unwind_SetGR by the personality routine. For a landing pad that can call to _Unwind_Resume, one argument must be the exceptionObject pointer, which must be preserved to be passed to _Unwind_Resume.

The landing pad may receive other arguments, for instance a switch value indicating the type of the exception. Four scratch registers are reserved for this use (%rdi, %rsi, %rdx, %rcx).

Rules for Correct Inter-Language Operation

The following rules must be observed for correct operation between languages and/or runtimes from different vendors:

An exception which has an unknown class must not be altered by the personality routine. The semantics of foreign exception processing depend on the language of the stack frame being unwound. This covers in particular how exceptions from
a foreign language are mapped to the native language in that frame.

If a runtime resumes normal execution, and the caught exception was created by another runtime, it should call _Unwind_DeleteException. This is true even if it understands the exception object format (such as would be the case between different C++ runtimes).

A runtime is not allowed to catch an exception if the _UA_FORCE_UNWIND flag was passed to the personality routine.

Example: Foreign Exceptions in C++. In C++, foreign exceptions can be caught by a catch(...) statement. They can also be caught as if they were of a __foreign_exception class, defined in <exception>. The __foreign_exception may have subclasses, such as __java_exception and __ada_exception, if the runtime is capable of identifying some of the foreign languages.

The behavior is undefined in the following cases:

- A __foreign_exception catch argument is accessed in any way (including taking its address).
- A __foreign_exception is active at the same time as another exception (either there is a nested exception while catching the foreign exception, or the foreign exception was itself nested).
- uncaught_exception(), set_terminate(), set_unexpected(), terminate(), or unexpected() is called at a time a foreign exception exists (for example, calling set_terminate() during unwinding of a foreign exception).

All these cases might involve accessing C++ specific content of the thrown exception, for instance to chain active exceptions.

Otherwise, a catch block catching a foreign exception is allowed:

- to resume normal execution, thereby stopping propagation of the foreign exception and deleting it, or
- to rethrow the foreign exception. In that case, the original exception object must be unaltered by the C++ runtime.

A catch-all block may be executed during forced unwinding. For instance, a longjmp may execute code in a catch(...) during stack unwinding. However,
if this happens, unwinding will proceed at the end of the catch-all block, whether or not there is an explicit rethrow.

Setting the low 4 bytes of exception class to C++\0 is reserved for use by C++ runtimes compatible with the common C++ ABI.

### 6.3 Unwinding Through Assembler Code

For successful unwinding on AMD64 every function must provide a valid debug information in the DWARF Debugging Information Format. In high level languages (e.g. C/C++, Fortran, Ada, ...) this information is generated by the compiler itself. However for hand-written assembly routines the debug info must be provided by the author of the code. To ease this task some new assembler directives are added:

- `.cfi_startproc` is used at the beginning of each function that should have an entry in `.eh_frame` . It initializes some internal data structures and emits architecture dependent initial CFI instructions. Each `.cfi_startproc` directive has to be closed by `.cfi_endproc`.

- `.cfi_endproc` is used at the end of a function where it closes its unwind entry previously opened by `.cfi_startproc` and emits it to `.eh_frame`.

- `.cfi_def_cfa REGISTER, OFFSET` defines a rule for computing CFA as: take address from REGISTER and add OFFSET to it.

- `.cfi_def_cfa_register REGISTER` modifies a rule for computing CFA. From now on REGISTER will be used instead of the old one. The offset remains the same.

- `.cfi_def_cfa_offset OFFSET` modifies a rule for computing CFA. The register remains the same, but OFFSET is new. Note that this is the absolute offset that will be added to a defined register to compute the CFA address.

- `.cfi_adjust_cfa_offset OFFSET` is similar to `.cfi_def_cfa_offset` but OFFSET is a relative value that is added or subtracted from the previous offset.

- `.cfi_offset REGISTER, OFFSET` saves the previous value of REGISTER at offset OFFSET from CFA.
.cfi_rel_offset  REGISTER, OFFSET  saves the previous value of REGISTER at offset OFFSET from the current CFA register. This is transformed to .cfi_offset using the known displacement of the CFA register from the CFA. This is often easier to use, because the number will match the code it is annotating.

.cfi_escape  EXPRESSION[, ...]  allows the user to add arbitrary bytes to the unwind info. One might use this to add OS-specific CFI opcodes, or generic CFI opcodes that the assembler does not support.
Figure 6.1: Examples for unwinding in assembler

# - function with local variable allocated on the stack
.type  func_locvars, @function

func_locvars:
    .cfi_startproc
    # allocate space for local vars
    sub    $0x1234, %rsp
    .cfi_adjust_cfa_offset 0x1234
    # body
    ...
    # release space of local vars and return
    add    $0x1234, %rsp
    .cfi_adjust_cfa_offset -0x1234
    ret
    .cfi_endproc

# - function that moves frame pointer to another register
# and then allocates space for local variables
.type  func_otherreg, @function

func_otherreg:
    .cfi_startproc
    # save frame pointer to r12
    movq    %rsp, %r12
    .cfi_def_cfa_register r12
    # allocate space for local vars
    # (no .cfi_{def,adjust}_cfa_offset needed here,
    # because CFA is computed from r12!)
    sub     $100, %rsp
    # body
    ...
    # restore frame pointer from r12
    movq    %r12, %rsp
    .cfi_def_cfa_register rsp
    ret
    .cfi_endproc
Chapter 7

Development Environment

During compilation of C or C++ code at least the symbols in table 7.1 are defined by the pre-processor.

Table 7.1: Predefined pre-processor symbols

<table>
<thead>
<tr>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>__amd64</td>
</tr>
<tr>
<td><strong>amd64</strong></td>
</tr>
<tr>
<td>__x86_64</td>
</tr>
<tr>
<td><strong>x86_64</strong></td>
</tr>
</tbody>
</table>
Chapter 8

Execution Environment

Not done yet.
Chapter 9

Conventions

9.1 GOT pointer and IP relative addressing

A basic difference between the Intel386 ABI and the AMD64 ABI is the way the GOT table is found. The Intel386 ABI, like (most) other processor specific ABIs, uses a dedicated register (\%ebx) to address the base of the GOT table. The function prologue of every function needs to set up this register to the correct value. The AMD64 processor family introduces a new IP-relative addressing mode which is used in this ABI instead of using a dedicated register.

On AMD64 the GOT table contains 64-bit entries.

9.2 C++

For the C++ ABI we will use the IA-64 C++ ABI and instantiate it appropriately. The current draft of that ABI is available at:

http://www.codesourcery.com/cxx-abi/

1This chapter is used to document some features special to the AMD64 ABI. The different sections might be moved to another place or removed completely.
9.3 Fortran

A formal Fortran ABI does not exist. Most Fortran compilers are designed for very specific high performance computing applications, so Fortran compilers use different passing conventions and memory layouts optimized for their specific purpose. For example, Fortran applications that must run on distributed memory machines need a different data representation for array descriptors (also known as dope vectors, or fat pointers) than applications running on symmetric multiprocessor shared memory machines. A normative ABI for Fortran is therefore not desirable. However, for interoperability of different Fortran compilers, as well as for interoperability with other languages, this section provides some guidelines for data types representation, and argument passing. The guidelines in this section are derived from the GNU Fortran 77 (G77) compiler. Other Fortran compilers already available for AMD64 at the time of this writing may use different conventions, so compatibility is not guaranteed.

When this text uses the term Fortran function, the test applies to both Fortran FUNCTION and SUBROUTINE subprograms unless specifically stated otherwise.

9.3.1 Representation of Fortran Types

For historical reasons, GNU Fortran 77 maps Fortran programs to the C ABI, so the data representation can be explained best by providing the mapping of Fortran types to C types used by G77 on AMD64 as in figure 9.1. The “TYPE*N” notation specifies that variables or aggregate members of type TYPE shall occupy N bytes of storage.

Data objects with a CHARACTER type are represented as an array of characters of the C char type (not guaranteed to be “\0” terminated) with a separate length counter to distinguish between between CHARACTER data objects with a length parameter, and aggregate types of CHARACTER data objects, possibly also with a length parameter.

Layout of other aggregate types is implementation defined. GNU Fortran puts all arrays in contiguous memory in column-major order. GNU Fortran 95 builds an equivalent C struct for derived types without reordering the type fields. Other compilers may use other representations as needed. The representation and use of Fortran 90/95 array descriptors is implementation defined.

\footnote{G77 provides a header g2c.h with the equivalent C type definitions for all supported Fortran scalar types.}
Figure 9.1: Mapping of Fortran to C types

<table>
<thead>
<tr>
<th>Fortran</th>
<th>Data kind</th>
<th>Equivalent C type</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTEGER*4</td>
<td>Default integer</td>
<td>signed int</td>
</tr>
<tr>
<td>INTEGER*8</td>
<td>Double precision integer</td>
<td>signed long</td>
</tr>
<tr>
<td>REAL*4</td>
<td>Single precision FP number</td>
<td>float</td>
</tr>
<tr>
<td>REAL*8</td>
<td>Double precision FP number</td>
<td>double</td>
</tr>
<tr>
<td>COMPLEX</td>
<td>Single precision complex FP number</td>
<td>complex float</td>
</tr>
<tr>
<td>DOUBLE COMPLEX</td>
<td>Double precision complex FP number</td>
<td>complex double</td>
</tr>
<tr>
<td>LOGICAL</td>
<td>Boolean logical type</td>
<td>signed char</td>
</tr>
<tr>
<td>CHARACTER</td>
<td>Text string</td>
<td>char[] + length</td>
</tr>
</tbody>
</table>

Fortran 90/95 allow different kinds of each basic type using the kind type parameter of a type. Kind type parameter values are implementation defined.

9.3.2 Argument Passing

For each given Fortran 77 function, an equivalent C prototype can be derived. Once this equivalent C prototype is known, the C ABI conventions should be applied to determine how arguments are passed to the Fortran function.

G77 passes all (user defined) formal arguments of a function by reference. Specifically, pointers to the location in memory of a variable, array, array element, a temporary location that holds the result of evaluating an expression or a temporary or permanent location that holds the value of a constant (xf. g77 manual) are passed as actual arguments. Artificial compiler generated arguments may be passed by value or by reference.

Data objects with a CHARACTER type are passed as a pointer to the character string and its length, so that each CHARACTER formal argument in a Fortran function results in two actual arguments in the equivalent C prototype. The first argument occupies the position in the formal argument list of the Fortran function. This argument is a pointer to the array of characters that make up the string, passed by the caller. The second argument is appended to the end of the user-specified formal argument list. This argument is of the default integer type and its value is the length of the array of characters, that is the length, passed as the first argument. When more than one CHARACTER argument is present in an argument list, the length arguments are appended in the order the original arguments appear.

Fortran 90/95 function arguments with the INTENT(IN) attribute should also
passed by value whenever possible. Fortran 90/95 passing of arrays is implementation defined.
Appendix A

Linux Conventions

This chapter describes some details that are only relevant to GNU/Linux systems and the Linux kernel.

A.1 Execution of 32-bit Programs

The AMD64 processors are able to execute 64-bit AMD64 and also 32-bit ia32 programs. Libraries conforming to the Intel386 ABI will live in the normal places like /lib, /usr/lib and /usr/bin. Libraries following the AMD64, will use lib64 subdirectories for the libraries, e.g /lib64 and /usr/lib64. Programs conforming to Intel386 ABI and to the AMD64 ABI will share directories like /usr/bin. In particular, there will be no /bin64 directory.

A.2 AMD64 Linux Kernel Conventions

The section is informative only.

A.2.1 Calling Conventions

The Linux AMD64 kernel uses internally the same calling conventions as user-level applications (see section 3.2.3 for details). User-level applications that like to call system calls should use the functions from the C library. The interface between the C library and the Linux kernel is the same as for the user-level applications with the following differences:
1. User-level applications use as integer registers for passing the sequence `%rdi`, `%rsi`, `%rdx`, `%rcx`, `%r8` and `%r9`. The kernel interface uses `%rdi`, `%rsi`, `%rdx`, `%r10`, `%r8` and `%r9`.

2. A system-call is done via the `syscall` instruction. The kernel destroys registers `%rcx` and `%r11`.

3. The number of the syscall has to be passed in register `%rax`.

4. System-calls are limited to six arguments, no argument is passed directly on the stack.

5. Returning from the `syscall`, register `%rax` contains the result of the system-call. A value in the range between -4095 and -1 indicates an error, it is `-errno`.

6. Only values of class INTEGRER or class MEMORY are passed to the kernel.

### A.2.2 Stack Layout

The Linux kernel does not honor the red zone (see 3.2.2 and therefore this area is not allowed to be used by kernel code. Kernel code should be compiled by GCC with the option `-mno-red-zone`.

### A.2.3 Required Processor Features

Any program or kernel can expect that a AMD64 processor implements the features mentioned in table A.1. In general a program has to check itself whether those features are available but for AMD64 systems, these should always be available. Table A.1 uses the names for the processor features as documented in the processor manual.

### A.2.4 Miscellaneous Remarks

Linux Kernel code is not allowed to change the x87 and SSE units. If those are changed by kernel code, they have to be restored properly before sleeping or leaving the kernel. On preemptive kernels also more precautions may be needed.
### Feature A.1: Required Processor Features

<table>
<thead>
<tr>
<th>Feature</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Features need for programs</strong></td>
<td></td>
</tr>
<tr>
<td>fpu</td>
<td>Necessary for long double, MMX</td>
</tr>
<tr>
<td>tsc</td>
<td>User-visible</td>
</tr>
<tr>
<td>cx8</td>
<td>User-visible</td>
</tr>
<tr>
<td>cmov</td>
<td>User-visible</td>
</tr>
<tr>
<td>mmx</td>
<td>User-visible</td>
</tr>
<tr>
<td>sse</td>
<td>User-visible, required for float</td>
</tr>
<tr>
<td>sse2</td>
<td>User-visible, required for double</td>
</tr>
<tr>
<td>fxsr</td>
<td>Required for SSE/SSE2</td>
</tr>
<tr>
<td>syscall</td>
<td>For calling the kernel</td>
</tr>
<tr>
<td><strong>Features need in the kernel</strong></td>
<td></td>
</tr>
<tr>
<td>pae</td>
<td>This kind of page tables is used</td>
</tr>
<tr>
<td>pse</td>
<td>PAE needs PSE.</td>
</tr>
<tr>
<td>msr</td>
<td>At least needed to enter long mode</td>
</tr>
<tr>
<td>pge</td>
<td>Kernel optimization</td>
</tr>
<tr>
<td>pat</td>
<td>Kernel optimization</td>
</tr>
<tr>
<td>clflush</td>
<td>Kernel optimization</td>
</tr>
</tbody>
</table>
Index

.. cfi_adjust_cfa_offset, 95
.. cfi_def_cfa, 95
.. cfi_def_cfa_offset, 95
.. cfi_def_cfa_register, 95
.. cfi_endproc, 95
.. cfi_escape, 96
.. cfi_offset, 95
.. cfi_rel_offset, 96
.. cfi_startproc, 96
.. eh_frame, 95
%rax, 49
_UA_CLEANUP_PHASE, 82
_UA_FORCE_UNWIND, 81
_UA_SEARCH_PHASE, 82
_Unwind_Context, 80
_Unwind_DeleteException, 80
_Unwind_Exception, 80
_Unwind_ForcedUnwind, 80
_Unwind_GetCFA, 80
_Unwind_GetGR, 80
_Unwind_GetIP, 80
_Unwind_GetLanguageSpecificData, 80
_Unwind_GetRegionStart, 80
_Unwind_RaiseException, 80
_Unwind_Resumer, 80
_Unwind_SetGR, 80
_Unwind_SetIP, 80
__float128, 11
auxiliary vector, 29
boolean, 13
byte, 11
C++, 100
Call Frame Information tables, 80
code models, 32
double quadword, 11
doubleword, 11
DT_FINI, 78
DT_FINI_ARRAY, 78
DT_INIT, 78
DT_INIT_ARRAY, 78
DT_JMPREL, 75
DT_PREINIT_ARRAY, 78
DWARF Debugging Information Format, 80
eightbyte, 11
exceptions, 23
exec, 28
fegetround, 79
fourbyte, 11
global offset table, 73
halfword, 11
Kernel code model, 32
Large code model, 33
Large position independent code model, 34
longjmp, 81

Medium code model, 32
Medium position independent code model, 33

PIC, 33, 34
POD, 18
Procedure Linkage Table, 67
procedure linkage table, 74, 76
program interpreter, 78

quadword, 11
R_X86_64_JUMP_SLOT, 75, 76
red zone, 16, 105
register save area, 50

signal, 23
sixteenbyte, 11
size_t, 13
Small code model, 32
Small position independent code model, 33

terminate(), 82
Thread-Local Storage, 69
twobyte, 11

Unwind Library interface, 80

va_arg, 52
va_list, 51
va_start, 51

word, 11